VLSI Lab Report

Submitted by:

Name: Sourav Dutta

Roll: 001610501076

Group: A3

Department of Computer Science and Engineering (BCSE-4)

Jadavpur University, Kolkata

Name: Sourav Dutta Page 1 of 18 Roll: 001610501076

CONTENTS

S.No.		Page
1.	Design a 4x2 Encoder	3
2.	Design a 8x3 Encoder	6
3.	Design a decimal-to-BCD Encoder	8
4.	Design a 1x2 Decoder	10
5.	Design a 2x4 Decoder	13
6.	Design a 3x8 Decoder	16

Name: Sourav Dutta Page 2 of 18 Roll: 001610501076

Problem

Design a 4x2 Encoder using

- (a) Structural modelling
- (b) Behavioural modelling


Description

An **Encoder** is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2ⁿ input lines and 'n' output lines. It will produce a binary code equivalent to the input, which is active High. Therefore, the encoder encodes 2ⁿ input lines with 'n' bits. It is optional to represent the enable signal in encoders. Here, the value of n is 2, as there are 4 input lines and 2 output lines.

Truth Table

	Inp	Out	put		
i ₃	i ₂	i ₁	i ₀	0 ₁	O ₀
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

Block Diagram



Name: Sourav Dutta Page 3 of 18 Roll: 001610501076

i) Using structural modelling

ii) Using behavioral modelling (using concurrent statements)

iii) Using behavioural modelling (using sequential statements)

Name: Sourav Dutta Page 4 of 18 Roll: 001610501076

```
architecture Behavioral of fourtotwoencoder_behavioral_s is
begin

Process(i)
begin

    case i is
        when "00001" => o<="00";
        when "0010" => o<="01";
        when "0100" => o<="11";
        when "1000" => o<="11";
        when others => o<="ZZ";
    end case;
end Behavioral;</pre>
```

Problem

Design a 8x3 Encoder using

- (a) Select statement
- (b) Case statement


Description

An **Encoder** is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2ⁿ input lines and 'n' output lines. It will produce a binary code equivalent to the input, which is active High. Therefore, the encoder encodes 2ⁿ input lines with 'n' bits. It is optional to represent the enable signal in encoders. Here, the value of n is 3, as there are 8 input lines and 3 output lines.

Truth Table

			Output							
i ₇	i ₆	i ₅	i ₄	i ₃	i ₂	i ₁	i ₀	02	01	O ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

Block Diagram



Name: Sourav Dutta Page 6 of 18 Roll: 001610501076

i) Using select statements (behavioural modelling)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity eighttothree select is
   end eighttothree select;
architecture Behavioral of eighttothree select is
begin
with i select o<=</pre>
   "000" when "00000001",
   "001" when "00000010",
   "010" when "00000100",
   "011" when "00001000",
   "100" when "00010000",
   "101" when "00100000",
   "110" when "01000000",
   "111" when "10000000",
   "ZZZ" when others;
end Behavioral;
```

ii) Using case statements (behavioural modelling)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity eighttothreee case is
    Port ( i : in STD_LOGIC_VECTOR (7 downto 0);
            o : out STD LOGIC VECTOR (2 downto 0));
end eighttothreee case;
architecture Behavioral of eighttothreee_case is
begin
Process(i)
begin
      case i is
             when "00000001" => o<="000";</pre>
             when "00000010" => o<="001";
             when "00000100" => o<="010";
             when "00001000" => o<="011";</pre>
             when "00010000" => o<="100";</pre>
             when "00100000" => o<="101";</pre>
             when "01000000" => o<="110";</pre>
             when "10000000" => o<="111";</pre>
             when others => o<="\ZZZ\";</pre>
      end case;
end Process;
end Behavioral;
```

Name: Sourav Dutta Page 7 of 18 Roll: 001610501076

Problem

Design a Decimal-to-BCD Encoder.


Description

An **Encoder** is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2ⁿ input lines and 'n' output lines. It will produce a binary code equivalent to the input, which is active High. Therefore, the encoder encodes 2ⁿ input lines with 'n' bits. It is optional to represent the enable signal in encoders. Here, the Decimal-to-BCD encoder has 10 input lines and 4 output lines.

Truth Table

	Input										Out	put	
i ₉	i ₈	i ₇	i ₆	i ₅	i ₄	i ₃	i ₂	i ₁	i ₀	03	02	01	o ₀
0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	0	1	0	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	0	0	0	1	0	1
0	0	0	1	0	0	0	0	0	0	0	1	1	0
0	0	1	0	0	0	0	0	0	0	0	1	1	1
0	1	0	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	0	0	0	1	0	0	1

Block Diagram



Name: Sourav Dutta Page 8 of 18 Roll: 001610501076

Problem

Design a 1x2 Decoder using

- (a) Structural design
- (b) Sequential statement
- (c) Concurrent statement


Description

Decoder is a combinational circuit that has 'n' input lines and maximum of 2ⁿ output lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code. The outputs of the decoder are nothing but the **min terms** of 'n' input variables lines, when it is enabled. Here, the value of n is 1, as there are 1 input lines and 2 output lines.

Truth Table

Inp	out	Output				
е	i ₀	01	o ₀			
0	Х	0	0			
1	0	0	1			
1	1	1	0			

Block Diagram



Name: Sourav Dutta Page 10 of 18 Roll: 001610501076

i) Using structural design

ii) Using sequential statements (behavioural modelling)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity onetotwodecoder seq is
   Port ( e : in STD LOGIC;
           i : in STD LOGIC;
           o : out STD LOGIC_VECTOR (1 downto 0));
end onetotwodecoder seq;
architecture Behavioral of onetotwodecoder seq is
begin
process(e,i)
begin
      if(e='0') then
            o<="00";
      elsif(i='0') then
           o<="01";
      elsif(i='1') then
            o<="10";
      end if;
end process;
end Behavioral;
```

iii) Using concurrent statements (behavioural modelling)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
```

Name: Sourav Dutta Page 11 of 18 Roll: 001610501076

```
entity onetotwodecoder_con is
    Port ( e : in BIT;
        i : in BIT;
        o : out BIT_VECTOR (1 downto 0));
end onetotwodecoder2;

architecture Behavioral of onetotwodecoder2 is
begin
    with (e & i) select o<=
        "01" when "10",
        "10" when "11",
        "00" when others;
end Behavioral;</pre>
```

Problem

Design a 2x4 Decoder using

- (a) Structural design
- (b) Sequential statement
- (c) Concurrent statement


Description

Decoder is a combinational circuit that has 'n' input lines and maximum of 2ⁿ output lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code. The outputs of the decoder are nothing but the **min terms** of 'n' input variables lines, when it is enabled. Here, the value of n is 2, as there are 2 input lines and 4 output lines.

Truth Table

	Input			Out	put		
е	i ₁	$\mathbf{i_0}$	03	02 01		\mathbf{o}_0	
0	x	X	0	0	0	0	
1	0	0	0	0	0	1	
1	0	1	0	0	1	0	
1	1	0	0	1	0	0	
1	1	1	1	0	0	0	

Block Diagram



Name: Sourav Dutta Page 13 of 18 Roll: 001610501076

i) Using structural design

ii) Using sequential statements (behavioural modelling)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity twotofourdecoder seq is
    Port ( e : in STD LOGIC;
            i : in STD_LOGIC_VECTOR (1 downto 0);
o : out STD_LOGIC_VECTOR (3 downto 0));
end twotofourdecoder seq;
architecture Behavioral of twotofourdecoder seq is
begin
process(e,i)
begin
      if(e='0') then
             o<="0000";
      elsif(i="00") then
             o<="0001";
      elsif(i="01") then
             o<="0010";
      elsif(i="10") then
             o<="0100";
      elsif(i="11") then
             o<="1000";
      end if;
end process;
end Behavioral;
```

Name: Sourav Dutta Page 14 of 18 Roll: 001610501076

iii) Using concurrent statements (behavioural modelling)

Problem

Design a 3x8 Decoder

- (a) By component instantiate
- (b) By using procedural statement


Description

Decoder is a combinational circuit that has 'n' input lines and maximum of 2ⁿ output lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code. The outputs of the decoder are nothing but the **min terms** of 'n' input variables lines, when it is enabled. Here, the value of n is 3, as there are 3 input lines and 8 output lines.

Truth Table

	Inj	out		Output							
е	i ₂	i ₁	i _o	07	06	O ₅	04	03	02	01	o ₀
0	Х	Х	Х	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

Name: Sourav Dutta Page 16 of 18 Roll: 001610501076



i) By component instantiate

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity threeto8dec_comp is
    Port ( inp : in STD_LOGIC_VECTOR (2 downto 0);
                   en : in STD_LOGIC;
           op : out STD LOGIC VECTOR (7 downto 0));
end threeto8dec_comp;
architecture Behavioral of threeto8dec comp is
component twotofourdecoder is
    Port ( e : in STD LOGIC;
           i : in STD LOGIC VECTOR (1 downto 0);
           o : out STD LOGIC VECTOR (3 downto 0));
end component;
signal notinp:STD LOGIC;
   notinp <= not inp(2);</pre>
   dec1:twotofourdecoder port map(inp(2),inp(1 downto 0),op(7 downto 4));
   dec2:twotofourdecoder port map(notinp,inp(1 downto 0),op(3 downto 0));
end Behavioral;
```

ii) By using procedural statement

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity threeto8dec_proc is
    end threeto8dec proc;
architecture Behavioral of threeto8dec proc is
procedure twotofourdecoder ( e : in STD LOGIC;
           i : in STD LOGIC VECTOR (1 downto 0);
           o : out STD LOGIC VECTOR (3 downto 0)) is
begin
      with (e & i) select o:=
            "0001" when "100",
            "0010" when "101",
            "0100" when "110",
            "1000" when "111",
            "0000" when others;
end procedure;
begin
      process(inp)
      variable varop:STD LOGIC VECTOR (7 downto 0);
      dec1:twotofourdecoder(inp(2),inp(1 downto 0),varop(7 downto 4));
      dec2:twotofourdecoder(not inp(2),inp(1 downto 0),varop(3 downto
0));
      op<=varop;</pre>
      end process;
end Behavioral;
```