Name - ARPAN MANDAL

Exam boll - CSE 21 4021

CLAY DU - 001 910 501 061

YEAR - 2nd SEMESTER - 2nd

SUB - MICROPROCESSOR AND ASSEMBLY LANGUAGE PROGRAMING

1. a)

Addressing Mode: The term addressing mode perery to the way in which the operand of an instruction is Specified. The addressing mode specifies a rule for interpreting or modefying the address field of the instruction before the operand is actually executed.

(1) In direct addressing mode, the data to be opeposted is available in Side a memory sociation and that
memory sociation is directly specified as an operand
So, Here, by using direct addressing mode we cand
pead the content of a memory 2050 H by accumulator of

Here 2050 H Contains 25H 11 0205

LDA 2050H (Lobe the content of memory beating

(i) In pegister indiscret addressing mode, the data to be operated is available inside a memory - which and that memory location is indirectly specified by a pegister pair.

59 Im this case at first we lade 25.2050 H in H-1 pegister pair by Low LXI sinstruction;

then we lode the accumulator is noitsweten every seek el [XIH3020H. MOV AJM l) Hore [HOORS m/m mart barats] - HRICA IVM guramem is Beratz nathwesterni ent erest beation line 2500 Address Moremonies prompeyded T-states Less Here opcode for instruction MVIA is so instruction stored in memory live -Address Mnemories | Hercode M-cycles / T-states MVI A, 154 2500' 3 5 2 1 2 12501 15 SO, Here Steps are-(i) at fort p.c. go to 2500 H, here it find the opeople for MVIA, So at first it fatches the speak ofly 1 machine cycle, The time taken by the priscellon to ene-- cute opcode fater cycle is 47/4 1-States. (ii) then p.e. incremented and it porgonny

memory bead machine eyele; to enecute

** there need 37-States

50, Here to perform 2 lyte in Struction we need

2 machine cycle = 1 for opeole fatch + 1 for

m/m bead and 7 T-States = 4 for opeole fatch

+ 83 for m/m bead.

(e)

(i) MUN AM

It moves the 8-lit Content of memory address specific stored at H-L pegister pairs to accumulator

Let) H-L begijter pour name 2050 H : [H] = 20H [L] = 50H

Let, 184 Stores at 2050H memory &fashress.
So, ly Instruction Mov A, M, j 15H Stores at accumulator

(ii) LXI H₂205014; Ly # this instruction 2050 H Stored at H-L begister pain i.e. -[H] < 2014[L] < 5014 53 [H-1] = 205014

(iii) THID ASSOCH

This instruction tode H-L begigs begister pair with the Content of 3000 H and 3001 H, ie. 2

SSTILJ (13000) and [H] (13001H)

(V i) RAR This in Struction Rotate accumulation lest hight though carry i.e. [An] - [An+1] {fon n= 16-0} DATTESJE [AD] and[AT] - [CS] 8-8 Let content of the accumulator is 3 EH [A] = 3E 765432 Accumus Accumulation bu If we perform RAR then rest > ok 3.

Lost light of my exam pollno. is

Y=1

we have 2, 2x [2x 211] chips

HOOOT is quit to exerce point of the server we need 1800H memory location to Enterfier 24 memory [\$211 = 800 H]

50, For Exchip My of 2k memory address bange > A15 A14 A13 A12 A11 A10 A2 A8 A7 A6 A5 A4 A3 A2 A1 A0 0 0 1 0 gritting 00000000000 [1000H] ending 0 0 0 1 [17FFH] For, thip Mz of 2K address bange => A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2A1 A0 0 0 1 1 000 000 0 Starting 0 [18004] ending 0 0 4 1 1 1 1 1 1 1 [1 FFF H] Aldrew decoding ternique: Here we use a 3 to 8 decoder to decode Efint not stop ONAN sew orla nos swj Ererbbo A15 A14 +5V A13. A12 relesses A11 EJ OF IF As - A10 EX NS 2 W × 8 RD Register Register MZ IO/M MI WR 18 I/o lines IO/M-8 I/o lines

THERE If A₁₃=0 A₁₂=1 A₁₁=0 - knew knew decider output as 0. activated and it activates M, and If A₁₃=0, A₁₂=1;

A₁₁=1, knew the O₁ line activated and:

it activates M₂ by activating es.

That's how address decoding occures

(D

partial decoding: partial decoding occurs when we cannot uje all the address lines of address bus in microprocessor.

In case of the memory interfacing we need only

memory interfacing we need only

12 lines because 212 fr but to there

present 10 address lines in address low.

50, Here 4 luses on have fined input in

this case and we can't utilise 10 address

blues lines because we have not 216

lyte memory present in the RAM.

Here in ease of above question

tope for the lyte memory interfacing we

have address banges from 1000H to 4FFFH

So Here A15, A14, A13 A12 are always before

-tirely 0,0,0,1 so this lines cannot be

willised.

The each combination of dont core address lines we have separate address panges but size of the pange is some in each case. Keeping one combination as primary address pange, bemaining address pange, bemaining address pange one called fullacer or misurar memory

In our case so work above question of foldback memory in this case

8. Sylution.

2 MS. Foobs HLT exam boll no. is .2a) My Last dight of my exam Roll= 1 50, 1= 1.1.8 D stones the coory HOOLD. IVM B = Stones the value N MVI BOOCH @ Stories the Sum HOOLS IVM M=A: [HOSS] >[A] LOA ZZOOH CPI OOH If \$ 30 then Florish JZ EFINISH MOV BAA B=A=N [R] - PA] [H-L] < 2500 H (Floykaldon) TXI HOSSOOH Loop: MOV A,M [A] C [2500H] HYSOLD INA And with 024 INZ SKIP MON A, M [HOOZS] > [A] & ADD C A= C+A. JNC SNIPS If carry generated TMR D then Dig incremented. It I each time SWIPZ: MOV GA SNIP: P+[J+1] - [J-H] HE H XNT DER B BJ (B]-1 for loop signey JNZ LOOP Mov Age PAT - [e] FINISH. STA 2300H Sum of stored at from ti bus 0085 A20 NON generated them STA 2301H Stores at 2301 H B HLT

(A) Let the delay subroutine le called DLY DLY: PUSH D ; we will use DE MUI E , XXH ; WE WILL FILLD Loop: DCR E; execute silent XXII later INS Coop) po pop 80 j boltone BC RET ; Sulpoutine finished Total time taken for the sexecute the Sul poutine = (Time taken for 1 T-State)* × ((T-States for CALL DLY) tx (T-States for push B) to (T- States for MVI e) + (+ States for loop XXH). - 37 state geneiting condition in BNZ Loop Lavey 3 T- States Leys? + (T-States for popB) + (T-States for RET)] = TS x [18+12+7+(4+10)xxx-3+10+10] P: TS = time needed for 1 T-state = Here frequency = 2 MHZ so time needed for 1 T- state = 1 = 8 = 5×10-4 ms = ti & 80, from the given data in question we can Say

> 5×10-4[18+12+7+14×(×x)-3+10+10] €1

MOTOWN COLOR

=>
$$59 + 14 \times = \frac{1}{5 \times 10^{-4}}$$

$$2) \times x = \frac{2006-54}{14} = \frac{1940139}{14} = 139$$

DLY: PUSH D&

MVI E , 8BH

roob: Dek E

JNZ LOOP

) | | |

bab D

RET

70/50

- 59

8 54

136