

Name - ARPAN MANDAL

SUB - MICROPROCESSOR AND

Exam Roll - CSE 214021

ASSEMBLY LANGUAGE  
PROGRAMING

Class Roll - 001910501061

YEAR - 2<sup>nd</sup> SEMESTER - 2<sup>nd</sup>

1.

a)

Addressing Mode :- The term addressing mode refers to the way in which the operand of an instruction is specified. The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually executed.

□

Here 2050H contains 25H

(i) In direct addressing mode, the data to be operated is available inside a memory location and that memory location is directly specified as an operand. So, here, by using direct addressing mode we can read the content of a memory 2050H by accumulator.

LDA 2050H, (load the content of memory location into accumulator)

(ii) In register indirect addressing mode, the data to be operated is available inside a memory location and that memory location is indirectly specified by a register pair.

So, in this case at first we load 2050H in H-L register pair by LXI instruction,

then we load the accumulator  
 So, ~~Here~~ Here instruction is

LXI H, 2050H.

Mov A, M

b) ~~He~~

MVI A, 15H  $\rightarrow$  [stored from m/m 2500H]

Here the instruction stored in memory location like

Address	Mnemonics	M-cycle	T-state
2500	MVI A		
2501			

~~Let~~ Here opcode for instruction MVI A is ~~2EH~~ <sup>3EH</sup>, so instruction stored in memory like -

Address	Mnemonics	Hexcode	M-cycles	T-state
2500	MVI A, 15H	<del>2E</del> 3E	<del>2</del> 12	7
2501		15		

So, Here steps are -

(i) at first P.C. go to 2500H, here it find the opcode for MVI A, so at first it fetches the opcode & by 1 machine cycle, The time taken by the processor to execute opcode fetch cycle is 4T/4 T-state

(ii) then P.C. incremented and it performs memory read machine cycle ; to execute

this there need 3 T-states

So, Here to perform 2 byte instruction we need  
2 machine cycle = 1 for opcode fetch + 1 for  
m/m read and 7 T-states = 4 for opcode fetch  
+ 3 for m/m read.

c)

(i)  $\text{MOV A, M}$

It moves the 8-bit content of memory address  
stored at H-L register pair, to accumulator

$$[A] \leftarrow [HL]$$

Let, H-L register pair have  $2050H$

$$\therefore [H] = 20H \quad [L] = 50H$$

Let,  $15H$  stored at  $2050H$  memory address.

So, by instruction  $\text{MOV A, M}$ ,  $15H$  stored at  
accumulator

(ii)  $\text{LXI H, } 2050H$ ;

by this instruction  $2050H$  stored at H-L  
register pair i.e.  $[H] \leftarrow 20H$   $[L] \leftarrow 50H$

$$\therefore [HL] = 2050H$$

(iii)  $\text{LHLD } 3000H$

This instruction loads H-L register pair  
with the content of  $3000H$  and  $3001H$ , i.e.  $\rightarrow$

$$[L] \leftarrow [3000H] \text{ and } [H] \leftarrow [3001H]$$

(iv)

RAR;

This instruction Rotate accumulator  
~~left~~ right through carry. i.e.  $\rightarrow$


$$[A^n] \leftarrow [A^{n+1}] \text{ for } n = 6-0$$

$$[A^7] \leftarrow [CS] \text{ and } [A^0] \leftarrow [CS]$$


e.g

Let content of the accumulator is 3EH

$$[A] \leftarrow 3E$$



∴ If we perform RAR then



3.

a)

Last digit of my exam roll no. is

$$Y = 1$$

we have  $2 \times 2K [2K \approx 2^{11}]$  chips

Starting address of first chip is 1000H

We need 800H memory location to interface

$2K$  memory  $[2^{11} \approx 800H]$



S<sub>3</sub>,

For chip M<sub>1</sub> of 2K memory address range  $\Rightarrow$

~~A<sub>15</sub> A<sub>14</sub> A<sub>13</sub> A<sub>12</sub> A<sub>11</sub> A<sub>10</sub> A<sub>9</sub> A<sub>8</sub> A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>~~


	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
Starting [1000H]	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
ending [17FFH]	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1

For chip M<sub>2</sub> of 2K address range  $\Rightarrow$

	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
Starting [1800H]	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
ending [1FFFH]	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

### Address decoding technique :-

Here we use a 3 to 8 decoder to decode address [we can also use NAND gate for this]



Here If  $A_{13}=0$   $A_{12}=1$   $A_{11}=0$  then the decoder output  $O_0$  activated and it activates  $M_1$  and If  $A_{13}=0$ ,  $A_{12}=1$ ,  $A_{11}=1$ , then the  $O_1$  line activated and it activates  $M_2$  by activating  $\bar{E}_s$ .

That's how address decoding occurs

b)

Partial decoding:- partial decoding occurs when we cannot use all the address lines of address bus in microprocessor.

In case of 4K ~~mem~~ byte memory interfacing we need only 12 lines because  $2^{12} \approx 4K$  but there present 16 address lines in address bus.

So, Here 4 buses ~~are~~ have fixed input in this case and we can't utilise 16 address lines because we have not  $2^{16}$  byte memory present in the RAM.

Here in case of above question for 4K byte memory interfacing we have address ranges from 1000H to 1FFFH.

So Here  $A_{15}, A_{14}, A_{13}, A_{12}$  are always respectively 0, 0, 0, 1 so this lines cannot be

utilised.



For each combination of don't care address lines we have separate address ranges but size of the range is same in each case. Keeping one combination as primary address range, remaining address ranges are called foldback or mirror memory.

In our case ~~as~~ wpt above question we use the combination  $A_{15} A_{14} A_{13} A_{12}$  as 0001 ~~as~~ for primary address range, ~~as~~ so, 1111, 1001 etc are mirror addresses. So, we have  ~~$2^4 - 1 = 15$~~   $2^4 - 1 = 15$  such combinations of foldback memory in this case.

Q. a)

Solution :-

JNZ Loop2

HLT

b) My exam roll no. is

5.

a)

My Last digit of my exam Roll = 1 So,  $1 \times 8 = 8$

MVI D, 00H

MVI B, 00H

MVI C, 00H

LDA 2200H

CPI 00H

JZ FINISH

MOV B, A

LXI H, 2500H

Loop:

MOV A, M

ANI 02H

JNZ SKIP

MOV A, M

ADD C

JNC SKIP2

INR D

SKIP2:

MOV C, A

SKIP:

INX H

DEC B

JNZ Loop

FINISH:

MOV A, C

STA 2300H

MOV A, D

STA 2301H

Ⓢ

HLT

D stores the carry

B = Stores the value N

C stores the sum

$[A] \leftarrow [2200H] : A = M$

If  $A = 0$  then finish

$B = A = N$   $[B] \leftarrow [A]$

$[H-L] \leftarrow 2500H$  (5 byte address)

$[A] \leftarrow [2500H]$

And  $A$  with 02H

$[A] \leftarrow [2500H]$

$A = C + A$

If carry generated then D is incremented by 1 each time

$[H-L] \leftarrow [H-L] + 1$

$[B] \leftarrow [B] - 1$  for loop purpose

$[A] \leftarrow [C]$

Sum is stored at 2300 and If carry generated then stored at 2301H



2)

Let the delay subroutine be called DLY

```

DLY: PUSH D ; we will use DE
      MVI E, XXH ; we will fill it
Loop: DEC E ; XXH later
      JNZ Loop ;
      POP BD ; restore BC
      RET ; Subroutine finished
  
```

Total time taken for the & execute the

$$\begin{aligned}
 \text{Subroutine} = & (\text{Time taken for 1 T-state}) \times \\
 & \times \{ (\text{T-states for CALL DLY}) \\
 & + (\text{T-states for PUSH B}) \\
 & + (\text{T-states for MVI E}) \\
 & + (\text{T-states for loop XXH}) \\
 & - 3 \text{ T-state \{exiting condition in} \\
 & \text{JNZ Loop takes 3 T-states less}\} \\
 & + (\text{T-states for POP B}) \\
 & + (\text{T-states for RET}) \}
 \end{aligned}$$

$$= TS \times [18 + 12 + 7 + (4 + 10) \times X - 3 + 10 + 10]$$

[ $\because$  TS = time needed for 1 T-state]

$\approx$  Here frequency = 2 MHz so time needed for 1 T-state =  $\frac{1}{2 \times 10^6} \text{ s} = 5 \times 10^{-7} \text{ ms} = TS$

$\approx$  So, from the given data in question we can say

$$\approx 5 \times 10^{-7} [18 + 12 + 7 + 14 \times (X) - 3 + 10 + 10] \approx 1$$

$$\Rightarrow -5 \times 10^{-3} [54 + 14 \times XX] = 1$$

$$\Rightarrow 54 + 14 \times X = \frac{1}{5 \times 10^{-4}}$$

$$\Rightarrow 54 + 14 \times X = \frac{10^4}{5}$$

$$\Rightarrow 54 + 14 \times X = 2000$$

$$\Rightarrow XX = \frac{2000 - 54}{14} = \frac{1946}{14} = 139$$

$$\Rightarrow (XX)_{10} = 139 \Rightarrow 8B H \text{ in } \text{Hex}$$

So,  $XX$  is  $8B H$  in Hexadecimal

Hence final sub routine is  $\Rightarrow$

```

DLY:  PUSH D
      MVI E, 8BH

Loop: DCR E
      JNZ Loop
      POP D
      RET
    
```

$$\begin{array}{r}
 146 \\
 14 \overline{) 2000} \\
 \underline{20} \phantom{00} \\
 54 \\
 \underline{54} \\
 0
 \end{array}$$

$$\begin{array}{r}
 146 \\
 14 \overline{) 2000} \\
 \underline{20} \phantom{00} \\
 54 \\
 \underline{54} \\
 0
 \end{array}$$

$$\begin{array}{r}
 146 \\
 14 \overline{) 2000} \\
 \underline{20} \phantom{00} \\
 54 \\
 \underline{54} \\
 0
 \end{array}$$