
#### Notes-07


#### **CACHE Coherence**

**Informal:** In a shared memory multiprocessor, the global shared memory and a local cache can become inconsistent when a processor writes to its local cache. Cache coherence techniques solve this problem.

Snoopy protocols monitor bus activity to determine whether a cache has a current copy of the data.

On the other hand, directory based protocols maintain the status of each cache in a directory. This approach is used in scalable multiprocessors.





MSI Write-Back Invalidation Protocol

Three states of a cache s

Modified (M) (also called duity) means that only this cache has a valid copy of the block, and the copy in main shemory is stale.

Shared (S) means the block is present in an unmodified state in this cacke main memory is up-to-date, and zero or more other cackles may also have an up-to-date (shared) copy.

Invalid (I) means that the block is not present in cacle.


Before a shared or invalid block can be written and placed in the modified state all the other potential copies must be invalidated via a read-exclusive bus transaction.

The processor issues two types of regrests: reads (PrRd) and writes (PrWr). The read of write comes he to a memory block that lists in the cache or to one that does not.

#### MSI Protocol : Bis transactions

#### The bus allows the following transactions:

- · Bus Read (BusRd): This transaction is generated by a PrRd that misses in the cache, and the professor expects a data response as a result. The cache controller puts the address on the bus and asks for a copy that it does not intend to modify. The memory system (possibly another cache) supplies the data.
- Bus Read Exclusive (Bushdx): This transaction is generated by a Privir to a block that is either not in the cache of is in the cache but not in the modified state. The cache controller puts the address on the bus and asks for an exclusive copy that it intends to modify. The memory system (possibly another cache) supplies the data. All other caches are invalidated. Only this cache obtains the exclusive copy the winter can be performed in the cache.
- · Bus Write Back (BusWB): This transation is generated by a cache controller on a unite back; the processor does not know about it and does not expect a response. The cache controller puts the address and the contents for the memory block on the bus. The main memory is updated with the latest contents.





## MSI State transitions (contd.)


A processor read to a block that is invalid (of not present) causes a Bushod transaction to service the miss. The newly loaded block is promoted, moved up in the state diagram from invalid to the shared state in the requesting cache, whether or not any other cache holds a copy. Any other caches with the block in the shared state observe the Bushd but take no special action, allowing main memory to respond with the data. However, if a cache has the block in the modified slate (there can only be one) and it observes a Bushd transaction on the bus then it must get involved in the transaction since the copy in main memory is stale This cache flushes the date demates its' copy of the block to the shared state. The memory and the requesting cache both pick up the block. This can be accomplished either by a direct cache-to-cheke transfer across the bus during this Bus Rd transaction or by signaling an error on the Bushol transaction and generalting a write transaction to update memory. In the latter case original cashe will eventually rety to request and obtain the block of menory.

# MSI State transitions (contd.) Writing into an invalid block is a unite miss, which is serviced by first loading the entire block and then modifying the the entire block and then modifying the desired bytes within it. The write wiss generates a read-exclusive his transaction, which causes all other cached copies of the block to be invalidated, thereby granting the requesting cache exclusive ownership of the block. The block of data returned by the gread exclusive is promoted to the modified state and the desired bytes are then written into it. If another cache requests exclusive access then in response to its Bushox, transaction this block will be invalidated (demoted to the invalid state) after flushing the exclusive copy to the bus


## MESI Write-Back Invalidation Protocol MSI : Drawback When a process reads in and modifies a data item, two bus transactions are generated: Wa Bushed that gets the memory block in the S state. from S to M state. (takes place even if MESI: this block; if they do, those copies must be invalidated. By adding a state that indicates that the block is the only (exclusive) copy but is not modified and by loading the block in this state, we can save the second transaction since the stall indicates that no other processor is caching the block. This new state, called exclusive-clean or exclusive - unouned (or even simply "exclusive") indicates an intermediate level of binding between shared and modified. It is exclusive so unlike the shared state, the cache can perform a write and move to the modified state without further bus transactions; but it does not imply ownership (memory has a valid copy), so unlike the modified state, the cashe need not reply upon observing a regnest for the block.







Slide 7.11



# Bit-vector directory organization: Operation

Consider a protocol with three stable cache states (MSI)

On a read miss or write miss at node i, the local communication assist or controller looks up the address of the memory block to determine if the home is local or remote. If it is remote, a network transaction is sent to the home node for the block. There, the directory entry for the block is looked up, and the assist at the home may treat the miss as follows:

- the block from main memory, supplies it to the requester in a reply network transaction, and turns the ith presence bit, presence [i), on.
- · If the dirty hid is ON then the assist responds to the requester with the identity of the mode whose presence hit is ON (i.e., the owner or dirty node). The requester then sends a neguest network transaction to that owner node. At the owner, the cache changes its state to shared and supplies the block to both the shared and supplies the block to both the requesting node, which stores the block in requesting node, which stores the block in the cache in shared state as well as to its cache in shared state as well as to the dirty bit is turned OFF, and presence[i] is the dirty bit is turned OFF, and presence[i] is turned ON.

### Bit vector directory organization: Operation[contd]

A write-miss by processor i goes to memory and is handled as follows:

· If the dirty but is OFF, then main memory has a clean copy of the data Invalidation request transactions must be sent to all nodes y for which presence (j) is ON. Assuming a strict request- response scenario, the home mode supplies the block to the requesting node i together with the presence bit vector. The directory entry is cleared, leaving only presence [i] and the some dirty bit ON. ( If the request is an upgrade ( hard instead of a read exclusive, an acknowledgment containing the bit vector is returned to the requested indead of the date itself.) The assist at the requester sends invalidation requests to the required nodes and wants for invalidation acknowledgment transactions from the nodes indicating that the write has completed with respect to them. Finally , the requestor places the block in its cache in dirty state.

recalled from the dirty node (whose presence but is ON), using network transactions with the home and the dirty node. That cache changes its state to invalid and then the block is supplied to the requesting proversed, which places the block in its cache in, dirty state. The directory entry is cleared, learning only presence [i] and the dirty but ON.