

06/01/2020


Microprocessor & Assembly Language Programming

Prof.
Dr. Jitendra
Kanta
Singh

Slide - 1

Basic Functional Unit

of a ~~system~~ Computer System



Allow the computer system to interact with the outside world by moving data into & out of the system.

- Input Unit: Accept coded information as data
- Output Unit: Send processed result to the outside world.

Slide - 2

Memory Unit: Store programmed data

Main Memory

- (i) Fast (Lower Access speeds).
- (ii) Expensive.
- (iii) Low Capacity
- (iv) Connected directly to the CPU

e.g. RAM.

Principle of Locality

* Program must reside during execution.

Secondary Memory

- (i) Slower
- (ii) Cheap
- (iii) Large Capacity
- (iv) Not connected directly to the CPU

e.g. HDD, Floppy Disk, CD-ROM, etc.

(2)

Step-3 Slide-3

Central Processing Unit (CPU)


(a) Arithmetic & Logical Unit (ALU)

- (i) Dedicated unit to perform arithmetic & logical operations
- (ii) Processor holds a number of high speed registers to hold temporary data

(b) Control Unit (CU)

- (i) Controls the operation of all units by sending appropriate signals to them


Slide-4



Interconnection b/w memory & CPU

8085 → 8-bit register
Addition, Subtraction, Increment, Decrement

PC → holds the address of the inst. to be executed next

Slide - 5Slide - 6How does a Microprocessor work ?

- (1) Two Instructions are stored sequentially in memory
- (2) The Microprocessor fetches one instruction at a time, decodes and executes.
- (3) The sequence of fetch, decode and execute is continued until the microprocessor comes across an instruction to stop.
- (4) During the entire process, microprocessor uses the system bus to fetch instruction & data from the memory.
- (5) It uses registers within CPU to hold data temporarily and performs arithmetic & logic using ALU.

09/01/2020

Hardware Microprocessor

Prof.
Dr. Anna
Kanta
Sing

Slide - 1

Classification of Microprocessors
Based on word length.

Word:- It is defined as the number of bits the microprocessor recognizer and process at one time.
It ranges from 4-bit to 64-bit.

4-bit → Intel 4004

8-bit → Intel 8008, 8080, 8085, Motorola 6800 Zilog R80

32-bit → Intel 8086, 8088

64-bit → Intel Pentium, Pentium II, Pentium 4

Slide - 2

Microprocessor

- A programmable device to control ~~processor~~ processor / device
- A processing unit of computer
- A CPU or microprocessor based system

A microprocessor operates on bits 0 & 1.


4 bit string → Nibble

8 bit string → Byte

One or more byte → Word

Slide 3

Pin Diagram of 8085



Sometimes we use

address / data

RST	7.5	}
RST	6.5	
RST	5.5	
TRAP	INTR	
address		data

2

\bar{x} → complement
 x → active-low signal.
 a → active-high signal.

HLDA → DMA Controller

I/O/M → I/O operation if it is identified

RD → reading with no break in a word
Write → writing down what you read

ALE \Rightarrow Address Latch Enable.

Slide - 4

Slide - 4

Block diagram/architecture of 8085

slide - 5

8085 Bus

Address Book

→ The address bus is a group of 16 lines generally identified as A₀ to A₁₅.

→ The address bus is unidirectional : bit flow in one-direction

To: NCU will the address bus to perform the function

→ The NPU uses the address bus to perform the first read/write operation to peripheral memory location.

→ The MPE here can be used for identifying a peripheral/memory location.

Main Memory

2017-2020

3. a tax

卷之二

卷之三

MPU

10 of 10

1

Bee Strutin (Diagram).

Diagram).

(0000)_H

$\text{C}_6\text{D}_6 - \text{C}_6\text{D}_6$


三

(FFFF)_H

m/m

Slide-6Data Bus

- The data bus is a group of 8 lines used for data flow.
- These lines are bi-directional - data flow in both directions b/w the MPU & memory & peripheral device.
- The MPU uses the data bus to perform the second fn, transferring the binary information
- The 8 data lines enable the MPU to manipulate 8-bit data ranging from 00 to FF.
($2^8 = 256$ no).
- The largest no. that can appear is 1111 1111.



To prevent overwrite of ALE, ALE is used
(during reading/writing operation)

16/09/2020

Slide-1

Microprocessor

①

Prof. Yamuna
Kanta Singh



Control Bus

- The control bus carries synchronization signals and provide timing signals.
- The MPU generates specific control signals for every operation it performs. These signals are used to identify a device type with which it is connected.
- (MPU wants to communicate with I/O devices so it requires address, data and control buses)

Registers of 8085

- The 8085 has 6 general-purpose registers to store 8-bit data during program execution.
- These registers are identified as B, C, D, E, H & L.
- They can be combined as register pairs BC, DE & HL to perform some 16-bit operations.

Slide-2



Stack Pointer (16)

Program Counter (16)

Data Bus

Address Bus

8-lines
Bi-directional

16 lines are bi-directional

↓
Uni-directional

Slide 3Flags

- The ALU includes five flip-flops that are set/reset according to the result of an operation.
- The microprocessor uses the flags for testing the data conditions after each of a series of instructions.
- They are zero (Z), carry (CY), sign (S), parity (P), and auxiliary carry (AC) flags. The most commonly used flags are sign, zero & carry.

Bit poem

D7	D6	D5	D4	D3	D2	D1	D0
S	Z		AC		P		CY

S = 1

→ Negative (Subtraction and result less than 0)

Z = 1 → Content is zero (nothing left in R & M)

AC → auxiliary carry. (if 4th bit posⁿ generate carry).
generate carry while add/subtraction

P → Total no. of onesCY → carry from add/subtractionSlide 4Instruction Set1 Byte

↑

1-2 Bytes

↑

Format :-

<u>Mnemonic (op-code)</u>	<u>Operands</u>
---------------------------	-----------------


Type of Instructions: Load, Add, subtract

Size: 1 Byte, 2 Byte, 3 Byte

optional

Instruction based on size1 Byte


op code only

2 Bytes

op code

operand / Addr

3 Byte



(3)

Slide - 4

Address

0000H

:

000iH

Content

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

00 00 00

(4)

Memory

content

2500	3E	→ MVI A, 03H
2501	05	
2502	06	→ MVI B, 03H
2503	03	
2504	80	→ ADD B.
2505	32	→ STA <u>2050</u> H L
2506	50	
2507	20	→ RST 5 H 0000
2508	EF	

3X8 B

3X8 C

3X8 D

3X8 E

3X8 F

3X8 G

3X8 H

3X8 I

3X8 J

3X8 K

3X8 L

3X8 M

3X8 N

3X8 O

3X8 P

3X8 Q

3X8 R

3X8 S

3X8 T

3X8 U

3X8 V

3X8 W

3X8 X

3X8 Y

3X8 Z

3X8 A

3X8 B

3X8 C

3X8 D

3X8 E

3X8 F

3X8 G

3X8 H

3X8 I

3X8 J

3X8 K

3X8 L

3X8 M

3X8 N

3X8 O

3X8 P

3X8 Q

3X8 R

3X8 S

3X8 T

3X8 U

3X8 V

3X8 W

3X8 X

3X8 Y

3X8 Z

3X8 A

3X8 B

3X8 C

3X8 D

3X8 E

3X8 F

3X8 G

3X8 H

3X8 I

3X8 J

3X8 K

3X8 L

3X8 M

3X8 N

3X8 O

3X8 P

3X8 Q

3X8 R

3X8 S

3X8 T

3X8 U

3X8 V

3X8 W

3X8 X

3X8 Y

3X8 Z

3X8 A

3X8 B

3X8 C

3X8 D

3X8 E

3X8 F

3X8 G

3X8 H

3X8 I

3X8 J

3X8 K

3X8 L

3X8 M

3X8 N

3X8 O

3X8 P

3X8 Q

3X8 R

3X8 S

3X8 T

3X8 U

3X8 V

3X8 W

3X8 X

3X8 Y

3X8 Z

3X8 A

3X8 B

3X8 C

3X8 D

3X8 E

3X8 F

3X8 G

3X8 H

3X8 I

3X8 J

3X8 K

3X8 L

3X8 M

3X8 N

3X8 O

3X8 P

3X8 Q

3X8 R

3X8 S

3X8 T

3X8 U

3X8 V

3X8 W

3X8 X

3X8 Y

3X8 Z

3X8 A

3X8 B

3X8 C

3X8 D

3X8 E

3X8 F

3X8 G

3X8 H

3X8 I

3X8 J

3X8 K

3X8 L

3X8 M

3X8 N

3X8 O

3X8 P

3X8 Q

3X8 R

3X8 S

3X8 T

3X8 U

3X8 V

3X8 W

3X8 X

3X8 Y

3X8 Z

3X8 A

3X8 B

3X8 C

3X8 D

3X8 E

3X8 F

3X8 G

3X8 H

3X8 I

3X8 J

3X8 K

3X8 L

3X8 M

3X8 N

3X8 O

3X8 P

3X8 Q

3X8 R

3X8 S

3X8 T

3X8 U

3X8 V

3X8 W

3X8 X

3X8 Y

3X8 Z

3X8 A

3X8 B

3X8 C

3X8 D

3X8 E

3X8 F

3X8 G

3X8 H

3X8 I

3X8 J

3X8 K

3X8 L

3X8 M

3X8 N

3X8 O

3X8 P

3X8 Q

3X8 R

3X8 S

3X8 T

3X8 U

3X8 V

3X8 W

3X8 X

3X8 Y

3X8 Z

3X8 A

3X8 B

3X8 C

3X8 D

3X8 E

3X8 F

3X8 G

3X8 H

3X8 I

3X8 J

3X8 K

3X8 L

3X8 M

3X8 N

3X8 O

3X8 P

3X8 Q

3X8 R

3X8 S

3X8 T

3X8 U

3X8 V

3X8 W

3X8 X

3X8 Y

3X8 Z

3X8 A

3X8 B

3X8 C

3X8 D

3X8 E

3X8 F

3X8 G

3X8 H

3X8 I

3X8 J

3X8 K

3X8 L

3X8 M

3X8 N

3X8 O

3X8 P

3X8 Q

3X8 R

3X8 S

3X8 T

3X8 U

3X8 V

3X8 W

3X8 X

3X8 Y

3X8 Z

3X8 A

3X8 B

3X8 C

3X8 D

3X8 E

3X8 F

3X8 G

3X8 H

3X8 I

3X8 J

3X8 K


3X8 L

Addressing Mode

It refers to the way in which operands are specified in an instruction. In other words, it refers to the way by which processor acquires the operand.


1

1. Immediate Addressing
 2. Direct Addressing
 3. Register Addressing
 4. Register Indirect Addressing
 5. Implied Addressing




Immediate Addressing

→ Data is specified in the instruction itself.
The data will be part of programs instruction.



Direct Addressing

→ In direct addressing, the address of the data is specified in the instruction. The data will be in memory. In this addressing mode, the program instructions and data stored in different memory.



Register Addressing

In register addressing mode, the instruction specifies the name of the register in which the data is available.

Example

Mov RegD, RegS ;
RegD, RegS = {A, B, C, D, E, H, L}

Mov A, B ; A=B
Add C ; A=A+C

Register Indirect Addressing

The instruction specifies the name of the register in which the address of the data is available. Here the data will be in memory & the address will be in the register pair.

Example

Mov A, M ; A=M[HL];
LDA X B ; A=M[B,C];

Load Accumulator from the Pair.

Implied Addressing

The instruction itself specifies the data to be operated. Example CMA : Complement the content of Accumulator
RAL : Rotate Acc left by 1 bit.

Instructions

Data Transfer Instruction

It includes the instructions that move (copy) data b/w registers or between memory locations & registers. In all data transfer operation the content of source register is not altered. Hence the data transfer is copying operation.

Example

- ① Mov A, B ; A=B
- ② Mvi C, 45H ; C=45
- ③ Lxi H, 2005H ; H=20, L=05
- ④ Mov A ; M=A ; Mov A, M ; A=M[HL]
- ⑤ Lda 2050H ; A=M[2050H]
- ⑥ Sta 2010H ; M[2010H]=A.

Arithmetic Instruction

(3)

Includes the instruction, which performs the addn & subtraction, increment / decrement operations. The flag conditions are altered after ~~instruction~~ execution of an instruction in this group.

Eg. ADD B ; $A = A + B$
 ADC B ; $A = A + B + CY$;
 ADD M ; $A = A + M[H'L]$;
 ADC M ; $A = A + M[H'L] + CY$.

ADI 05H ; $A = A + 05H$

SUB B ; $A = A - B$

SUB M ; $A = A - M[H'L]$

SUI 05H ; $A = A - 05H$

Increment \leftarrow INR B ; $B = B + 1$

INX B ; $BC = BC + 1$

Decrement \leftarrow DCR B ; $B = B - 1$

DCX B ; $BC = BC - 1$

Logical Instructions

The instructions which performs the logical operations like AND, OR, EXCLUSIVE OR, complement, compare & rotate instructions are grouped under this heading. The flag condn are altered after execution of an instruction in this group.

Eg. ORA A
 ANI B, 01H
 $\xrightarrow{\text{OR}}$
 \downarrow
 AND
 masking of digits

Branching Instructions

The instructions that are used to transfer the program control from one memory location to another memory location are grouped under this heading.

Ready.

- Eg. ① CALL 2050H (Subroutine call)
 ② JMP 4100H (Unconditional ~~call~~ jump)
 ③ JNZ 2040H (Conditional jump).

Machine Control Function

4

It includes the instructions related to interrupt & the instruction used to stop the programme execution.

Ex .

Stack Instruction

→ used for stack operation

Eg. PUSH B; $M[SP-1] = M[SP-2] = C$
POP B; $C = M[SP]; B = M[SP+1]$

Memory
Addr.
Thread

10 Intuition

used for 70 instructions.

① IN 45H

② OUT 55H

Geographical regions and existing trends, institutions etc.

mitte ist ander als oben von der Trennung mit
der anderen 1000 m von 240 m auf 100 m abweichen

03/02/2020

Microprocessor & Assembly Language Programming

Prot.
Januna
Ranta
Sing

→ Program must reside in Main Memory

Instruction Execution

each instruction is executed in 2 cycles :-

(i) Fetch Cycle (ii) Execution Cycle

(i) Fetch Cycle

(a) Instruction addressed by the content of program counter (PC) is loaded in instruction register (IR) from memory. $MAR = [PC]$, $MDR = M[MAR]$, $IR = [MDR]$,


(b) PC is incremented. $PC = PC + 1$.

(c) Fetching of operand data initiated.

(ii) Execution Cycle

(a) Instruction in IR is executed & specified operation is performed by CPU.

Memory Location & Address




① Read/Write (R/W) Memory


- Made of Registers.
- Registers made of flip-flops (FF).

② Read Only Memory

- Made of Registers
- Registers made of diodes.

D-flipflop:F/F or Latch


→ To prevent unintentional change of input (i/p) & control of read operation, the F/F may be modified using a tri-state buffer.




Din & Dout can work simultaneously
No mechanism to prevent such operations.

Tri-state-buffer

→ Controlling Read & Write signals to prevent error.







Memory Organization

In a memory (m/m) chip all the registers are arranged in a sequence & are identified by a binary number called the m/m address.



Communication with memory

- 1) Select the memory chip.
- 2) Identify the required register.
- 3) Perform the Read & Write operation.



Made up with 2 chips
with two 4x4
register

(4)

Tak:-Express a 8×16 Register using 8×4 Register. A_2 act as a chip select.Made up with 2 m/m chipsTak:-Express a 16×16 Register using 4×16 Registers.

06/02/2020

Microprocessor &
Assembly Language
Processing

Prof.
Jamuna
Kanta
Sing

working with 16 bit words requires 4 address lines.

Given a memory chip:-

addr :- 16 bits

memory locations :- 2^{16} .

0000H


FFFFH

① How is memory mapped & address generated?

- Soln.
- 1) Select the no. of address lines required to identify one register of the memory module. Align its address lines starting from A_{0-i}.
 - 2) Use the remaining address lines A_{(i+2)-15} to generate a unique chip select (CS) signal.
 - 3) Starting address is A_{15 A₁₄ A₁₃ A₁₂ ... A_{i+2} 000...0}
 - Ending address is A_{15 A₁₄ A₁₃ A₁₂ ... A_{i+2} 11..1}

Example. Memory address of 4K (1024x8) memory.

→ Config. is diff. for diff. chips.



→ Complement
(Active Low)

Address bus for 1024x8 can be initialized as

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


0 0 0 0 H = 0 0 1 1 1 1 1

0 3 F F H = 0 0 1 1 1 1

- By changing the combination of A_{10-A15}, different memory address range can be formed.

Memory Interfacing




- 1) Connect the required address lines of the address bus to the address lines of the memory chip.
- 2) Decode the remaining address lines of the address bus to generate a unique chip select signal.
- 3) Generate control signals \overline{MFMR} and/or \overline{MEMW} by combining \overline{RD} & \overline{WR} signals with $\overline{IO/M}$ signal, respectively, the latter to enable appropriate input and/or output buffer.



	$A_{15} A_{14} A_{13} A_{12}$	$A_{11} A_{10} A_9 A_8$	$A_7 A_6 A_5 A_4$	$A_3 A_2 A_1 A_0$
$0000H$	0 0 0 0	.	.	0 0 0 0
$0FFFH$	0 . . .	0 1 1 1	1 1 1 1	1 1 1 1

• Limitation due to ~~fan-in~~ fan-in of the NAND gate to decode address.

Example: Interfacing 2K Read/Write memory.



Address Decoding

→ Complete/Absolute Decoding :- All the available address lines are used for address decoding.

→ Partial Decoding :- Not all the available address lines are used for address decoding; others are kept at don't care condition.

Foldback/Mirror Memory :- For each combination of don't care address lines, we have separate address range. Keeping one combination at primary address range, remaining address ranges are called foldback or mirror memory of the primary address range.

⊗ Subroutine call


Nested call

Functions performed by the Microprocessor 8089 →

1) Microprocessor initiated

2) Internal Operations

3) External initiated (Peripheral Operations)



1) Microprocessor initiated :

a) Memory read

b) memory write

c) I/O read

d) I/O write

To perform above operations microprocessor

does following steps -

1) Identify the peripheral / memory

2) Provide synchronization signals

3) Transfer data

MPU performs Read Operation when :

1) Fetches OP code of an instruction from m/m

2) Fetches the operand address portion of an instruction from m/m.

3) Fetches data from m/m or I/O device to execute an instruction.

MPU performs write operation when:

1) Transfers data from internal MPU register to m/m.

2) Transfers data from internal MPU register to an I/O device.

* Timing Diagram is a graphical representation. It represents the execution time taken by each instruction in a graphical format. The execution time is represented in T states.

Instruction Cycle → The time required to execute an instruction is called instruction cycle.

(It consists (fetch cycle + execution cycle))

Machine Cycle → The time required to access the memory or input/output devices is called machine cycle.

T state (clock cycle) → The machine cycle and instruction cycle takes multiple clock cycles (periods). A portion of an operation carried out in one system clock period is called as T-state.

Machine cycles of 8085 →

The 8085 microprocessor has 5 basic machine cycles. They are →

Opcode fetch cycle (4 T state)

Memory read cycle (3T)


Memory write cycle (3T)

I/O read cycle (3T)

I/O write cycle (3T)

Note

Time period; $T = \frac{1}{f}$; where f = Internal clock frequency





- Each instruction of the 8085 processor consists of one ~~of~~ to five machine cycles i.e. When the 8085 processor executes an instruction, it will execute some of the machine cycles in a specific order.
- The processor takes a definite time to execute the machine cycle. The time taken by the processor to execute a machine cycle is expressed in T-state.
- One T-state is equal to the time period of the internal clock signal of the processor.
- The T-state starts at the falling edge of a clock.

The 8085 microprocessor has 5 (five basic) machine cycles:-

① Opcode Fetch Machine Cycle

- Each instruction of the processor has one byte opcode.
- The opcodes are stored in memory. So, the processor executes the opcode fetch machine cycle to fetch the opcode from memory.
- Hence, every instruction starts with Opcode fetch machine cycle.
- The time taken by the processor to execute the opcode fetch cycle is 4T.
- In this time, the first, 3 T-states are used for fetching the opcode from memory & the remaining T-states are used for internal operations by the processor.

MVI A, 25H



m/m → data bus → MAR → IR

Fig . Timing Diagram of Opcode fetch cycle

② Memory Read Machine Cycle of 8085

- The memory read machine cycle is executed by the processor to read a data byte from memory.
- The processor takes 3T states to execute the cycle.
- The instructions which have more than one byte word size will use their machine cycle after the opcode fetch machine cycle.

Fig . Timing diagram of memory read cycle

③ Memory Write Cycle of 8085

- The memory write machine cycle is executed by the processor to write a data byte in a memory location.
- The processor takes 3T states to execute the machine cycle.

→ Timing Diagram for MVI B, 43H.

Complete execution cycle diagram

+ Timing Diagram for INR H

- ① O/P fetch
- ② m/m read
- ③ m/m write

→ Timing Diagram for STA 526AH


24/2/2020

Microprocessor

Prof.
Januna
Kanta
Singh
①

I/O Read Cycle of 8085

- The I/O Read cycle is executed by the processor to read data byte from I/O port or from ~~the~~ the peripheral which is I/O mapped in the system.
- The processor takes 3T state to execute this machine machine cycle.
- The IN instruction uses this machine cycle during its execution.



Please see :- Timing Diagram of I/O Read Cycle,

I/O Write Cycle of 8085

- The I/O write machine cycle is executed by the processor to write a data byte in the I/O port/peripheral, which is I/O mapped in system.
- The processor takes 3T state to execute this machine cycle.
- The OUT instruction uses this machine cycle during its execution.

Timing diagram of I/O Write Cycle

Please
see

Address	Mnemonic	Opcode
4125	IN COH	DBH
4126		COH

Time of reading value of memory & time taken by port to read its content is same as time required for memory read.

Time of reading value of memory & time required for port read is same as time required for memory read.

Opcode fetch

$$4T + 3T + 3T$$

~~4T~~ \rightarrow I/O Read

Memory Read

- ① Fetching the opcode DBH, from the memory 4125H.
- ② Read the port address COH from 4126H
- ③ Read the content of port COH, and send it to the accumulator
- ④ Let the content of the port be 25EH

opcode fetch + Memory Read + I/O Read,

Time Delay

→ Sometimes there is a need to perform tasks after some specific delay. The amount of delay can be realized by writing a delay program.



$$\text{Time Delay for } T \text{ loops} = f(\text{No. of states}) * T * \text{Time} + n \times P - 3P - T - \text{Time}$$

$$= f(4+10) * P * n \times P - 3P$$

$$\text{Total Delay} = (14P * n \times P) - 3P$$

$$T_{\text{Total}} = T + T_P$$

$$= (14P * n \times P) - 3P + T_P$$

$$= (14P * n \times P) + 4P$$

∞ For example

Example: Find the area of a triangle with base 12 cm and height 8 cm.

Let CPU clock speed : 3MHz.

$$T\text{-Time}(P) = \frac{1}{3} \times 10^{-6} \text{ seconds.}$$