

30/7/19

Digital Logic

Digital systems

Circuit

Page No. 1
Mita
Nasipuri

Number System

$(N)_{10} \rightarrow$ No. of unique symbols

$$(N)_{10} = \underbrace{\dots n_2 n_1 n_0}_{m \text{ symbols}} \quad \begin{array}{c} n_0 \\ \downarrow \\ 10^0 \end{array} \dots \begin{array}{c} n_k \\ \downarrow \\ 10^k \end{array}$$

0, 1, ..., 9

$$n_k \cdot 10^k + n_{k-1} \cdot 10^{k-1} + \dots + n_1 \cdot 10^1 + n_0 \cdot 10^0 = (N)_{10}.$$

0, 1
base 2

Decimal \rightarrow Binary \rightarrow conversion.

$(0100111)_2 \rightarrow$ Decimal.

$(0100111)_2 \rightarrow$ Octal

$(N)_{10} \rightarrow (N)_5$

Subtraction using r's complement

Let A and B be two numbers in base r. and let the no. of p.tails in the integer parts of A & B be n. $(r^n - B)$.

Let us compute $A - B$

subtrahend B
~~subtrahend~~ ^

Step 1: Take r's complement of the ~~subtrahend~~

Step 2: Add the minuend A to r's complement of B.

Step 3: If there is end around carry

generated in the addn, ignore that and the result is a positive no. obtained

at step 2. If carry is not generated,

then take the r's complement of step 2 and add a (-) sign.

$$A = (5678)_{10} - B = (2345)_{10}$$

(2)

(1) \rightarrow 10's complement of B

$$10^4 - 2345 = 7655.$$

$$(2) \rightarrow \begin{array}{r} 111 \\ 5678 \\ - 7655 \\ \hline 13333 \end{array}$$

carry generated

$$\text{Ans. } (3333)_{10}.$$

$B - A$ then,

$$(1) \rightarrow 10^4 - 5678 \\ = 4322.$$

$$(2) \rightarrow \begin{array}{r} 2345 \\ 4322 \\ - 6667 \\ \hline \end{array}$$

$$\begin{array}{r} \cancel{1000} \\ 9999 \\ - 5678 \\ \hline 4321 \\ + 1 \\ \hline 4322. \end{array}$$

$$(3) \rightarrow \begin{array}{r} 9999 \\ - 6667 \\ \hline 3332 \\ + 1 \\ \hline \Theta 3333 \end{array}$$

Proof

$$1. A - B$$

$$= A + (\gamma^n - B),$$

$$= \gamma^n + (A - B),$$

$$\text{if } A > B \text{ and } \gamma^n + (A - B) \geq \gamma^n.$$

if $A < B$

$$\gamma^n + (A - B) < \gamma^n$$

$$\text{but } \gamma^n + (A - B) < \gamma^n$$

$$\text{then } \gamma^n + (A - B) < \gamma^n$$

$$\Rightarrow \gamma^n - (A - B) < \gamma^n$$

$$\Rightarrow \gamma^n - (A - B) < \gamma^n$$

$$\Rightarrow - (A - B) < \gamma^n$$

$$\Rightarrow - (A - B) < \gamma^n$$

(3)

Using $(r-1)$ complement -

Same as r complement

but :- ① Take ~~the~~ $(r-1)$ complement of the subtrahend
and add to the minuend

- ② If there is end carry generated
in the add, add that carry to the
least significant place of the result
and the result is a positive no
else if no carry is generated

take the $(r-1)$ complement &
just result put a (-) sign to the
obtained.

$$A = (5678)_{10}, \quad B = (2345)_{10},$$

as complement

$$\begin{aligned} & (10^4 - 1) - B \\ &= 9999 - 2345 \\ &= 7654 \end{aligned}$$

$$\begin{array}{r} 15678 \\ 7654 \\ \hline 13332 \\ \downarrow \\ + 3333 \\ \hline \end{array}$$

$$\begin{aligned} B - A &= 9999 - 5678 \\ &= 4321 \\ &\quad 2345 \\ \hline &\quad 6666 \end{aligned}$$

$$\begin{array}{r} 9999 \\ 6666 \\ \hline \Theta 3333 \end{array}$$

1s complement & 2s complement

A → A' (1s complement) → 01010
10101
flipping the bits

A (2s complement),
01011

$$\begin{array}{r} + 0 \\ \hline - 0 \end{array}$$

is present

BCD

45 →

$$\begin{array}{r} 0 \dots 9 \\ \hline \end{array}$$

10

4 bits

Natural Binary Coded Decimal

$$0 \rightarrow 0000$$

$$1 \rightarrow 0001$$

$$2 \rightarrow 0010$$

$$3 \rightarrow 0011$$

$$4 \rightarrow 0100$$

$$5 \rightarrow 0101$$

$$6 \rightarrow 0110$$

$$7 \rightarrow 0111$$

$$8 \rightarrow 1000$$

$$9 \rightarrow 1001$$

→ last 6 remain unused.

$$6 \rightarrow 110$$

NBCD

$$0110$$

$$\begin{array}{r} 6 \quad 5 \\ + 3 \quad 3 \\ \hline 9 \quad 8 \end{array}$$

$$\begin{array}{r} 0110 \quad 0101 \\ 0011 \quad 0011 \\ \hline 1001 \quad 1000 \end{array}$$

$$\begin{array}{r} 1000 \quad 0110 \\ \cancel{0011} \quad \cancel{0101} \\ \hline \cancel{1110} \quad \cancel{1100} \\ \cancel{\cancel{110}} \quad \cancel{\cancel{110}} \\ \hline \cancel{\cancel{\cancel{110}}} \quad \cancel{\cancel{\cancel{110}}} \end{array}$$

$$+ \cancel{\cancel{\cancel{110}}} \quad \cancel{\cancel{\cancel{110}}} \quad \downarrow$$

$$\begin{array}{r} 1111 \quad 1100 \\ 0110 \quad 0110 \\ \hline 1111 \quad 1100 \end{array}$$

⑥

$$\begin{array}{r} 1111 \\ + 110 \\ \hline 10101 \end{array}$$

① ⑤

②

<u>Decimal</u>	<u>Natural BCD</u>	<u>Excess BCD (BCD + 3)</u>
0	0 0 0 0	0 0 1 1
1	1 0 0 0	1 0 1 0
2	1 0 0 1	1 1 0 0
3	1 0 1 0	1 1 1 0
4	1 0 1 1	1 1 1 1
5	1 1 0 0	1 1 1 0
6	1 1 0 1	1 1 1 1
7	1 1 1 0	1 0 0 0
8	1 1 1 1	1 0 0 1
9	1 0 0 1	1 0 1 0

(5)

simplifying :-

Using excess BCD :-

$$\begin{array}{r}
 1001 & 1000 \\
 0110 & 0110 \\
 \hline
 1111 & 1110 \\
 -110 & -110 \\
 \hline
 1001 & 1000
 \end{array}$$

$$\begin{array}{r}
 1001 & 1000 \\
 \underbrace{}_{\textcircled{9}} & \underbrace{}_{\textcircled{8}} \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 1001 & 1010 \\
 1011 & 1000 \\
 \hline
 1 < 0010 & \xrightarrow{\substack{+3 \\ +3}}
 \end{array}$$

$$\begin{array}{r}
 \textcircled{1} \leftarrow 0101 & \textcircled{2} \\
 \hline
 \text{already done}
 \end{array}$$

NBCD \rightarrow aka Weighted BCD.

Please check

2 4 2 1 \rightarrow BCD

ASCII \rightarrow American Standard Code
for information interchange.

E-bit code
 \Downarrow
 Representing
alpha-numeric
code

$2^7 = 128$ no. of
diff. symbols.

UNICODE and

EBCDIC
Extended BCD code
for information interchange.

Parity Bits

(6)

Odd Parity & Even Parity

↓
No. of 1s → Even → $\neq 1$
Odd → 0.

Books

1. Digital & Comp. Architecture → Morris Meno,
2. Digital Logic & Circuits → Malerino, Leach, Saha.

Steps for NBCD addition

1. Add all the corresponding BCDs
2. Add six to the least significant digit. If no carry is generated, restore the previous value. If carry is generated store the new value and add this to the next higher digit position

Steps for NBCD subtraction

1. Take either 9's complement or 10's complement of each BCD digit.

eg.
$$\begin{array}{r} 17 \\ - 54 \\ \hline - 40 \end{array}$$

No carry
 hence we have to again take 9's complement


$$\begin{array}{r} 0001 & 0111 \\ + 0100 & 0010 \\ \hline 0101 & 0001 \\ + 110 & \cancel{0001} \\ \hline 1001 & 1001 \\ \cancel{+ 1011} & + 110 \\ \hline 1111 & \end{array}$$

$$\begin{array}{r} \\ \downarrow \\ - (99 - 59) \\ = - 40. \end{array}$$

NO carry generated NO carry


②

Sign magnitude representation



12345 ← No.

Floating point representation in a computer




In 32 bit No. Representation.

Mantissa → 93

exponent → 8

sign-bit → 1.

Sign-magnitude representation for fixed point number




signbit

1 → negative

0 → positive

	a'_c complement
+18	0,0010010
-18	1,1101101
	1.1111111

$$\Rightarrow \underline{1,0000000}$$



using 2's complement

$+0 \neq -0$
dilemma is negated.

$$\underline{(+18)} + \underline{(+6)}$$

③

$$0,001\ 001\ 0 \\ + 0,000\ 011\ 0 \\ \hline 0,00110000 \rightarrow +24$$

$$(-18) + (-6)$$

\rightarrow no carry, i.e., generalized
hence have to take
1's complement again

$(-18) + (-6) \rightarrow$ carry - generated.
hence add 1 then take
1's complement - (-ve no.),

Digital Logic

logical

Boolean fn.


A	B	O
0	0	0
0	1	0
1	0	0
1	1	1

Logical OR


All other fn using
NAND Gates

De-Morgan Laws

NAND Gate



to get $A + B$



Complement



(4)

Boolean AlgebraSummary of Boolean Relations

1. Commutative Law $A + B = B + A$ $A \cdot B = B \cdot A$
2. Associative Law. $A + (B + C) = (A + B) + C$ $A \cdot (B \cdot C) = (A \cdot B) \cdot C$
3. Distributive Law $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$ $A + (B \cdot C) = (A + B) \cdot (A + C)$
4. Identity Law $A + 0 = A$ $A \cdot 1 = A$.
5. Null $A + 1 = 1$ $A \cdot 0 = 0$.
6. Idempotency $A + A = A$ $A \cdot A = A$.
7. Complementarity $A + \bar{A} = 1$ $A \cdot \bar{A} = 0$
8. Absorption $A + AB = A$ $A \cdot (A + B) = A$
9. Absorption $A + \bar{A}B = A + B$ $A \cdot (\bar{A} + B) = A \cdot B$,
 $(A + B)(\bar{A} + B) = A$
 $(A + B)(\bar{A} + C)(B + C) = (A + B)(\bar{A} + C)$,
10. Uniting $A \cdot B + A \cdot \bar{B} = A$
11. Consensus $AB + \bar{A}C + BC = AB + \bar{A}C$

De-Morgan's Theorem

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

$$\overline{A+B+C} = \bar{A} \cdot \bar{B} \cdot \bar{C}$$

$$(\bar{A} \cdot \bar{B}) = \bar{\bar{A}} + \bar{\bar{B}}$$

$$(\bar{A} \cdot \bar{B} \cdot \bar{C}) = \bar{\bar{A}} + \bar{\bar{B}} + \bar{\bar{C}}$$



Equality ~~detector~~

A	B	O _F
0	0	1
0	1	0
1	0	0
1	1	1

$$O_F = \overline{AB}$$

$$\leftarrow O_F = \overline{A}\overline{B} + A\overline{B}$$

Exclusive NOR

$$\text{or. } O_F = (\overline{AB} + \overline{AB})$$


$$= (\overline{A}\cdot\overline{B}) \cdot (\overline{A}\overline{B})$$

$$= (A + \overline{B}) \cdot (\overline{A} + B).$$

Exclusive OR

$$O_F = \overline{AB} + \overline{AB}$$

07/08/2019

Digital Logic
& Digital
System/CircuitProf
Mita
Narayan
①

each F_i ,
 $i=1, \dots, K$
 can be represented
 as a boolean fn
 of the inputs
 ~~$x_i, i=1, \dots, n$~~
 either in normal
 form or in complemented form

Sum of Product

→ Here the output fn is the summation (OR) of the product (AND) terms involving the inputs or their compliments. (Minterm). If a product term contains all the input variables in the normal form/complement form, then it is called a minterm.

$$F_1 = x_1 \cdot x_2 + \dots + \bar{x}_1 \bar{x}_2 + \dots$$

Product of sum

The output fn is represented as a product (AND) of terms involving summation (OR) of the inputs/compliments. If the sum term contains all the input variables in normal form/complement form, it is called max-term.

$$(B+A)(\bar{B}+A)$$

$$(B+\bar{A})(\bar{B}+A)$$

$$(B+\bar{A})(\bar{B}+\bar{A})$$

Boolean fn

A	B	C		Output	O/F → function output.
0	0	0		0	
0	0	1		0	
0	1	0		0	
0	1	1		0	
1	0	0		1	$\rightarrow M_4 \quad A\bar{B}\bar{C}$
1	0	1		1	$\rightarrow M_5 \quad A\bar{B}C$
1	1	0		1	$\rightarrow M_6 \quad AB\bar{C}$
1	1	1		1	$\rightarrow M_7 \quad ABC$

In SOP form, we take the min terms.
i.e. ($F = 1$)

$$F = (A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC) = C$$

$$\Rightarrow F = (M_4 + M_5 + M_6 + M_7)$$

~~for POS form, we take the max terms~~

Alternate

we take terms having $F = 0$.

$$F' = (\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC)$$

$$\Rightarrow F = \bar{F}'$$

$$\Rightarrow F = (A + B + C)(A + B + \bar{C})(A + \bar{B} + C)(A + \bar{B} + \bar{C})$$

$$= \pi(M_0 M_1 M_2 M_3) \text{ after } \pi(m'_0 m'_1 m'_2 m'_3)$$

using $F = 1$

Taking POS

$$F = (\bar{A} + B + C)(\bar{A} + B + \bar{C})(\bar{A} + \bar{B} + C)(\bar{A} + \bar{B} + \bar{C}),$$

$$F' = \bar{F} = \cancel{\bar{A}B} \quad AB'C' + AB'C + ABC'$$

+ ABC

SOP for $F = 0$

$$\bar{F} = A\bar{B}(C + \bar{C}) + AB(\bar{C} + C)$$

$$\Rightarrow \bar{F} = A\bar{B} + AB$$

$$\Rightarrow \bar{F} = A.$$

Simplifying Boolean exp.

To reduce the no. of logic gates simplification process although involves algebraic manipulation, is not an easy task as there is no hard & fast rules to predict the next step of multiplication. | which has proposed a map

A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

represent the truth table in pictorial form.

$$F = \bar{A}B + A\bar{B} + AB$$

$$= \bar{A}B + A(B + \bar{B})$$

$$= \bar{A}B + A.$$

$$= (A + \bar{A})(A + B) = A + B.$$

Karnaugh Veitch map for 2 variables

	B	A	
O	0	1	
1	$\bar{A}\bar{B}$	$\bar{A}B$	
	$A\bar{B}$	AB	

Each cell represents the minterm corresponding to the values of input variables.

	B	A	
O	0	1	
1	1	1	

$$= A + B$$

	00	01	11	10
O	m_0	m_1	m_3	m_2
1	m_2	m_5	m_7	m_6

First place 1 in those cells which have 1 in K-map = $\prod (9, 4, 6, 7, 11, 12, 13, 14, 15)$.

$$F(A, B, C, D) = \Sigma(0, 1, 2, 5, 8, 9, 10)$$

$\Rightarrow F(A, B, C, D) =$

	CD	$\bar{C}D$	$C\bar{D}$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	(1) 1	1	0	1	
$\bar{A}B$	0	1	0	0	
AB	0	0	0	0	
$A\bar{B}$	1	1	0	1	

$$\begin{aligned} & \cancel{BD} + \cancel{ABC} \\ & \cancel{ACD} \\ & \cancel{ABE} \end{aligned}$$


$$\begin{aligned} & \bar{B}D + \bar{C}B \\ & + \bar{A}CD \end{aligned}$$

$$S + Q = (S + B)(\bar{I} + A)$$

Simplification of Boolean fn

(5)

Design an encoder which converts a decimal no. to the corresponding BCD.



I_0, \dots, I_9 correspond to decimal digits


$$B_0 = (I_1 + I_3 + I_5 + I_7)$$

$$B_1 = (I_2 + I_3 + I_6 + I_7)$$

$$B_2 = (I_4 + I_5 + I_6 + I_7)$$

$$B_3 = (I_8 + I_9)$$

for B_0 .



$$\Rightarrow B_0 = (I_0, I_2, I_4, I_6, I_8),$$

$$\Rightarrow B_0 = (\cancel{I_0, I_2, I_4, I_6, I_8})$$

$$\bar{B}_0 = (I_0 + I_2 + I_4 + I_6 + I_8)$$

$$\dots \dots \quad \bar{B}_3 = (I_0 + I_1 + \dots + I_7)$$

Output < Input (encoder).

Design a decoder which
converts a BCD no. to the corresponding
decimal number. (6)

$B_1 B_0$	00	01	11	10
$B_2 B_3$	1	0	0	0
00	0	0	0	0
01	x	x	x	x
11	0	0	x	x
10				

$$J_0 = 1$$

$$J_0 = \overline{B_3} \overline{B_2} \overline{B_1} \overline{B_0}$$

$$\text{if } J_2 = 1 = \overline{B_2} B_1 \overline{B_0}$$

$$\text{if } J_8 = 1 = \overline{B_0} B_3$$



$$(J_0 + J_2 + J_8) = \overline{B_3} \overline{B_2} \overline{B_1} \overline{B_0}$$

$$(J_2 + J_8) = \overline{B_0} B_3$$

$$(J_0 + J_2 + J_8) = \overline{B_3} \overline{B_2} \overline{B_1} \overline{B_0}$$

09/8/2019

Digital Logic
& Digital Circuits LabProf.
Mifta
NasipuriKarnaugh-Veitch Map

		CD	00	01	11	10
		AB	00	01	11	10
	00				1	1
	01			1	1	
	11					
	10					

→ For an isolated 1, no minimization

→ For 2 adjacent 1s, one input variable is removed.

→ For 4 adjacent ones, in KMap, 2 input variables are removed.

→ For 8 adjacent ones, in KMap, 3 input variables are removed.

5-variable KMap

		CDE	000	001	011	010	110	111	101	100
		AB	00	01	11	10				
	00	X ₀	1	3	X ₂	X ₄	7	5	X ₆	
	01	X ₉		X ₁	10	14	X ₁₅	X ₁₃	12	
	11	24	X ₅	X ₇	26	30	X ₃₁	X ₂₉	28	
	10	16	X ₉	19	18	22	23	X ₂₁	20	
		(P ₂)					(P ₁)			

folding
rule

$$+(A, B, C, D, E)$$

$$= \Sigma(0, 2, 4, 6, 9, 11, 13, 15, 17, 21, 25, 27, 29,$$

$$31) = BE(C + \bar{C}) = BE$$

$$\frac{BCE}{(P1)} + \frac{\bar{B}CE}{(P2)}$$

$$+ \frac{ACDE}{(P1)} + \frac{\bar{ACDE}}{(P2)}$$

$$+ \frac{\bar{AB}DE}{(P3)} + \frac{\bar{AB}\bar{D}\bar{E}}{(P4)}$$

$$+ \frac{\bar{A}\bar{B}DE}{(P4)}$$

$$= BE + A\bar{D}E(C + \bar{C})$$

$$+ \bar{A}\bar{B}\bar{E}(D + \bar{D})$$

$$= \bar{A}\bar{B}\bar{E} + A\bar{D}E + BE$$

Quine - Mccluskey Tabular Method

(2)

This is based on the concept of prime implicants. Prime implicants in a product (or sum) term, which cannot be further reduced by combining it with other product (or sum) terms of the given boolean fn.

The tabular method finds implicants from the minterms by repeatedly using the relation

$$AB' + AB + A(B' + B) + A = AB' + AB + A$$

Steps

- ① Encode each minterm as a binary string of 0s & 1s, depending upon the presence of input variables in its normal / complemental form. Index each minterm by the decimal value corresponding to binary code.

$$F(A, B, C, D) = \Sigma(0, 2, 6, 8, 9, 10, 11, 14, 15)$$

	A	B	C	D		
0	0	0	0	0	1	0 no. of 1s.
2	0	0	1	0	2	0 0 1 0
6	0	1	1	0	8	0 0 1 1 1 000 1 no. of 1s
8	1	0	0	0	6	0 1 1 0
9	1	0	0	1	9	0 1 1 1 1 001
10	1	0	1	0	10	1 0 1 0 2 no. of 1s
11	1	0	1	1	11	1 0 1 1
14	1	1	1	0	14	1 1 1 0 3 no. of 1s
15	1	1	1	1	15	1 1 1 1 4 no. of 1s

- ② Group the minterms according to the no. of 1's present in them so. for n no. of input variables there will be $(n+1)$ no. of groups.
- ③ Sort the groups in an order of no. of 1's.

- ④ Compare minterms in successive groups. If there is a change in only one bit posn, then take that pair of min terms, place a '-' sign between those terms, place a '-' sign between the remaining bits unchanged, the resulting terms are called implicants.
- ⑤ Repeat step ② - ④ until you get the prime implement.

Group - 0 & Group - 1

$$\left\{ \begin{array}{l} (0, 2) \rightarrow 00 - 0 \\ (0, 8) \rightarrow -000 \end{array} \right. \quad \text{0 no. of 1's}$$

Group - 1 & Group - 2

$$(2, 6) \rightarrow 0 - 10$$

$$(2, 10) \rightarrow -010$$

$$(8, 9) \rightarrow 100 -$$

$$(8, 10) \rightarrow 10 - 0$$

Group - 2 & Group - 3

$$(6, 14) \rightarrow -110$$

$$(9, 11) \rightarrow 10 - 1$$

$$(10, 11) \rightarrow 101 -$$

$$(10, 14) \rightarrow 1 - 10$$

Group - 3 & Group - 4

$$(11, 15) \rightarrow 1 - 10$$

$$(10, 15) \rightarrow 111 -$$

$$(0, 2, 8, 10) - 00$$

$$(0, 8, 2, 10) - 0 - 0$$

$$(2, 10, 6, 14) -- 10$$

$$(2, 6, 10, 14) -- 10$$

$$(8, 10, 9, 11) 10 -$$

$$(8, 9, 10, 11) 10 -$$

$$(10, 11, 14, 15) 1 - 1$$

$$(10, 14, 11, 15) 1 - 1$$

- ⑥ Prepare a prime implement table. It consists of rows representing each prime implement and columns representing minterms. For each row, put a 1 in the column position representing the minterms which are involved in forming the prime implements. Remove the duplicate rows.

Prime implement table

Remove minterms

Prime implement	M ₀	M ₁	M ₂	M ₃	M ₄	M ₅	M ₆	M ₇	M ₈	M ₉
- 0 - 0	1	1	0	1	1	1	0	0	1	0
- - 1 0	1	1	1	1	1	1	1	1	1	0
1 0 - -	1	0	1	1	1	1	1	1	1	1
1 - 1 -	1	0	1	1	1	1	1	1	1	1

describing

- ⑦ Find the essential prime implicant by ~~removing~~ the columns of a particular column is covered by a single prime implicant, then it is an essential prime implicant and save it as a part of final boolean expression.

- ⑧ Remove the row containing that essential prime implicant and the columns containing minterms covered by that essential prime implicant.

- ⑨ Repeat steps ⑦ & steps ⑧ until all the prime implicants in the table is considered.

$$- 0 - 0$$

$$- - 1 0$$

$$0 - -$$

$$- - 0 -$$

$$\overline{B} \overline{D}$$

$$\overline{C} \overline{D}$$

$$\overline{A} \overline{B}$$

$$A \overline{C}$$

HW

$$f(A, B, C, D, E) = \Sigma(0, 2, 4, 6, 9, 11, 13, 15, 17, 21, 25, 27, 29, 31)$$

HW

$$f(A, B, C, D, E) = \dots \oplus \dots$$

0	0	0	0	0	0
2	0	0	0	1	0
4	0	0	1	0	0
6	0	0	1	1	0
9	0	1	0	0	1
12	1	0	0	0	1

→ ... Squine - Meherkey
Tabular Method

11 0 1 0 1 1

13 0 1 1 0 1

21 1 0 1 0 1

25 1 1 0 0 1

15 0 1 1 0 1

27 1 1 0 1 1

29 1 1 1 0 1

31 1 1 1 1 1

13/8/2019

Digital Logic
and Digital System

Prof.
Mita
Nasipuri

Ex. Express $f(A, B, C, D)$ as a sum of products and also as a product of sum form. ①

$$f(A, B, C, D) = D(\bar{A} + B) + \bar{B}D.$$

A B C D $f(A, B, C, D)$,

0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0

0 1 0 1 1

0	1	1	0	0
0	1	1	1	1

0 1 1 1 1

1	0	0	1	1
1	0	1	0	0

1 0 1 0 0

1	0	1	1	0
1	1	0	0	0

1 1 0 0 0

$$f(A, B, C, D) = \Sigma(1, 3, 5, 7, 9, 11, 13, 15)$$

$$f(A, B, C, D) = \Sigma(0, 2, 4, 6, 8, 10, 12, 14)$$

Obtain a simplified expression in product of sum form.

$$f(A, B, C, D) = \Sigma(5, 6, 7, 8, 9, 12, 13, 14, 15)$$

		CD	00	01	11	10	
		AB	00	0	0	0	0
		01	0	1	1	1	1
		11	1	1	1	1	1
		10	1	1	0	0	0

Conversion between canonical forms

The complement of a function can be expressed as the sum of minterms

missing in original f_A . If the original f_A considers the minterms for which the value of the f_A is equal to 1, then the complement f_A' will consider the minterms for which the value of the f_A is equal to 0.

$$\text{If } f(A, B, C, D) = \Sigma(1, 3, 5, 7) = m_1 + m_3 + m_5 + m_7$$

$$f'(A, B, C, D) = \Sigma(0, 2, 4, 6) = m_0 + m_2 + m_4 + m_6.$$

By DeMorgan's Theorem

$$f(A, B, C, D) = \overline{m_0 + m_2 + m_4 + m_6} \\ = \overline{m_0} \cdot \overline{m_2} \cdot \overline{m_4} \cdot \overline{m_6}$$

$$F(A, B, C, D) = \overline{\bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{C}\bar{D}} \\ = (\bar{A}\bar{B})(\bar{B}\bar{C})(\bar{A}\bar{C}\bar{D}) \\ = (A+B)(B+C)(A+C+D).$$

③

Ex. Simplify $F(A, B, C, D)$

$$= \sum(0, 1, 2, 8, 12, 13, 14) + d(3, 5, 10, 15)$$

AB	CD	00	01	11	10
00	00	1	1	d	1
01	01	0	d	0	0
11	11	1	d	1	
10	10	1	0	0	d

$$F(A, B, C, D)$$

$$= \overline{B} \overline{D} + AB + \overline{A} \overline{B}$$

→ In Quine-McCluskey.

take $d = 1$. (else it will not be minimized),


0	0 0 00	(0, 1)	0 0 0 -
1	0 0 01	(0, 2)	0 0 - 0
2	0 0 10	(0, 3)	0 0 0 0
3	1 0 00	(1, d ₃)	0 0 - 1
d ₃	0 0 11	(1, d ₅)	0 - 0 1
d ₅	0 1 01	(2, d ₃)	0 0 1 -
d ₁₀	1 0 10	(2, d ₁₀)	1 0 - 0
12	1 1 00	(2, d ₁₀)	- 0 1 0
13	1 1 01	(8, d ₁₀)	1 0 - 0
14	1 1 10	(8, 12)	1 - 0 0
d ₁₅	1 1 11	(d ₅ , 13)	- 1 0 1
		(d ₁₀ , 14)	1 - 1 0
		(12, 13)	1 1 0 -
		(12, 14)	1 1 - 0
		(13, d ₁₅)	- 1 1 - 1
		(14, d ₁₅)	1 1 1 -

$(0, 1, 1, 2, d_3) \quad 0 \ 0 \ - \ -$
 $(0, 1, 2, 1, d_3) \quad 0 \ 0 \ - \ -$
 $(0, 1, 2, 1, 8, d_{10}) \quad - \ 0 \ - \ 0$
 $(0, 1, 8, 2, d_{10}) \quad - \ 0 \ - \ 0$
 $- \ - \ - \ - \ - \ - \ - \ - \ - \ - \ -$

$(8, 12, d_{10}, 14) \quad 1 \ - \ - \ 0$
 $(8, d_{10}, 12, 14) \quad 1 \ - \ - \ 0$
 $- \ - \ - \ - \ - \ - \ - \ - \ - \ - \ -$

$(12, 13, 14, d_{10}) \quad 1 \ 1 \ - \ -$
 $(12, 14, 13, d_{10}) \quad 1 \ 1 \ - \ -$

<u>function</u>	<u>minterms</u>									
	m_0	w_1	$\overline{w_2}$	d_3	d_5	8	d_{10}	12	13	d_{15}
$\bar{A}B$	0 0 - -	x	x	x	x					
	- 0 - 0	x		x			x	x		
	1 - - 0						x	x	x	x
	1 1 - -		x					x	x	x
	0 - 0 1					x				x
0 1 0 - -	(ab)									
0 - 0 1	(ab)									
0 0 - - 1	(a) b									
1 0 1	(ab)									
0 1 - - 1	(ab)									
1 1 0 - -	(a) b									
1 1 1 1	(abc)									

Multiplexer (MUX).

Multiplexer is a combinational logic circuit that selects a particular input line out of N inputs on basis of a n -bit digital pattern on the selection lines.

and direct the information carrying on the selected input line to the output O . Thus, the combinational circuit acts as a decoder which decodes the digital code on the selection lines to enable a particular input line to give the output and disabling the other inputs. No. of selection line should satisfy the following relation.


$$2^n \geq N \geq 2^{(n-1)}$$

Functional Table

(4 to 1 MUX).

$$N = 4,$$


$$2^2 = N = 4 \quad n = 2.$$



S_1	S_2	O
0	0	0
0	1	I_1
1	0	I_2
1	1	I_3

(2)


Logic Diagram



Multiplexer
(Pipes them
with DATA)

DeMultiplexer (DEMUX)

Block Diagram



Multiplexer is a combinational logic circuit that selects a particular output line out of N outputs on a n -bit digital pattern on the selection lines and direct the information carrying on the input line to the selected output line.

True, The combinational circuit act as a decoder which decode the digital code on the selection lines to enable the input line to allow a particular line output & disable the other output lines.

No. of selection line n should satisfy $2^n \geq N \geq 2^{n-1}$





diagram
same as
de-multiplexers

(Input same, multiple
output).


S ₁	S ₂	O
0	0	O ₀
0	1	O ₁
1	0	O ₂
1	1	O ₃

Exclusive OR Gate (XOR Gate)




Using Nand

A	B	O
0	0	0
0	1	1
1	0	1
1	1	0



5 gate


$$\overline{A} \cdot B + A \cdot \overline{B}$$



4 gate

Parity Generator

(4)




72
84.


a_2	a_1	a_0	P_{odd}	P_{even}
0	0	0	1	0
1	0	1	1	0
0	0	1	0	1
...

$$P_{\text{odd}} = \overline{a_2} \overline{a_1} \overline{a_0} + \overline{a_2} a_1 a_0 + a_2 \overline{a_1} a_0 + a_2 a_1 \overline{a_0}$$

Exclusive NOR




XOR Gate



when system follows.

A	B	C	D	O_{odd}	O_{even}
0	0	0	0	1	0

Faulty.



3-bit magnitude comparator


2 - 3 bit numbers

a_2	a_1	a_0
b_2	b_1	b_0
↑	↑	
MSB	LSB	

(3) 00
 (5) 84
 $5 > 3$

(3) 0 0
 (3) 8 4
 $3 = 3 \quad | \quad 0 < 8$

comparison is done
 from most significant
 bit posn to least significant
 bit posn.



(please check
 book/other
 resource)

20/8/2019

Digital Logic &
Digital Systems
Lab

①

Prof.
Mita
Nasipuri

Encoder

I_0	I_1	\dots	I_9	A_3	A_2	A_1	A_0
1	0	\dots	0	0	0	0	0
0	1	\dots	0	0	0	0	1

(BCD).


$f(A_0) = \overline{I_1}, \overline{I_3}, \overline{I_5}, \overline{I_7}, I_9$ if one of them is 'ON'
 hence we can
 represent them as

$$f(A_0) = \overline{I_1} + \overline{I_3} + \overline{I_5} + \overline{I_7} + I_9$$

$$f(A_1) = \overline{I_2} + \overline{I_8} + \overline{I_6} + \overline{I_7}$$

$$f(A_2) = \overline{I_4} + \overline{I_5} + \overline{I_6} + \overline{I_7}$$

$$f(A_3) = \overline{I_8} + I_9$$



$$f(\overline{A_0}) = \overline{I_0} + \overline{I_4} + \overline{I_2} + \overline{I_6} + \overline{I_8}$$

$$\Rightarrow f(A_0) = \overline{\overline{I_0}, \overline{I_2}, \overline{I_4}, \overline{I_6}, \overline{I_8}}$$

$$\overline{I_0}, \overline{I_2}, \overline{I_4}, \overline{I_6}, \overline{I_8}$$

BCD to Decimal Decoder

A_3	A_2	A_1	A_0	00	\dots	O_9
0	0	0	0	00	\dots	09
1	0	0	0	01	\dots	19

$$O_3 = \overline{A_3} \overline{A_2} A_1 A_0$$

$$O_3 = \overline{A_3} A_1 A_0$$

$$O_3 = \overline{A_2} A_1 A_0$$

$$O_8 = A_3 f_0$$

00	01	11	10
00	00	11	00
01	00	00	00
11	11	11	11
10	00	11	00

00 → 0
 01 → 1
 11 → 2
 10 → 3

00 → 0
 01 → 1
 11 → 2
 10 → 3


②

Adder

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
(Ans)		0	1

$$S = \bar{A}\bar{B} + A\bar{B} = A \oplus B$$

$$C = AB$$

Half adder circuit

$$\begin{array}{r}
 & 0 & 0 & 1 & 1 \\
 + & 1 & 0 & 1 & 1 \\
 \hline
 & 1 & 1 & 1 & 0
 \end{array}$$

Full adder circuit.

If consider a ~~previous~~ carry from its just previous lower bit posn,

A _i	B _i	C _{i-1}	S _i	C _i
0	0	0	0	0
...				
1	1	1	1	1

using a KMap, we find no minimisation. we find

$$S_i = A_i \oplus B_i \oplus C_i$$

$$C_i = A_i B_i + A_i C_{i-1} + B_i C_{i-1}$$

(3)


Full adder as a combination
of half-adder

$$S_i' = A_i \oplus B_i$$

$$G = A_i \cdot B_i$$


$$S_i = \overline{S_i'} \oplus G$$

$$S_i = S_i' + G$$



$$G'' = S_i \cdot C_{i-1}$$

3-bit no



$$\text{Sum} = C_2 S_2 S_1 S_0$$

03/9/19

Digital Logic

Prof. Mitu Nasipuri

3-bit parallel

$a_2 \ a_1 \ a_0$

$b_2 \ b_1 \ b_0$

c_0

$c_2 \ d_2 \ d_1 \ d_0$

d_2

c_2




d_1

c_0



d_0

c_0




1st class
test on Digital
logic & Circuit

on 13th sep 2019

Syllabus: - upto Quine
Mccluskey method

Look ahead carry

Generator



$$\rightarrow PS_1 = a_1 \oplus b_1$$

$$PC_1 = a_1 \cdot b_1$$

$$c_1 = PS_1 \cdot c_0 + PC_1$$

$$\rightarrow PS_2 = a_2 \oplus b_2$$

$$PC_2 = a_2 \cdot b_2$$

$$c_2 = PS_2 \cdot c_1 + PC_2$$

$$\rightarrow PS_3 = a_3 \oplus b_3$$


$$PC_3 = a_3 \cdot b_3$$

$$c_3 = PS_3 \cdot c_2 + PC_3$$

Implementation of any boolean fn using multiplexers.

I_{n-1}

I_0



4-to-1 multiplexer

S_1	S_0	O
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$\overline{S_0} \cdot S_1 \rightarrow I_1$$

$$S_0 \cdot S_1 \rightarrow I_2$$

if $I_0 = 0, I_1 = 1, I_2 = 1,$
 $I_3 = 1.$

$S_0 \oplus S_1$
for an input

OR - Gate

I_0, \dots, I_3
control the output

Implementation Table (4-1 multiplexer)

$S_1 S_0$	00	01	10	11	$\bar{A} S_0 S_1$	$A S_0 S_1$
0	0	1	2	3	0	1
1	4	5	6	7	1	0

F has minterms at

(X)

connected to
 $I_3 = \bar{A}$

$I_2 = A$

$I_1 = 1$

$I_0 = 0$

In a 2^n to 1 multiplexer a combinatorial logic circuit is designed which decodes the binary pattern on the selection lines $S_{(n-1)} \dots S_0$ to enable an input line to get access to the output.

Since each multiplexer has an OR Gate at the output, minterms required to form any boolean fn can be made available by making the corresponding input lines high and remaining input lines to 0.

Method

i) For a boolean fn of $(n-1)$ variables

A_n, A_{n-1}, \dots, A_0 ~~cannot~~ connect n

variables $A_{n-1}, A_{n-2}, \dots, A_0$ to n selection lines

$S_{n-1} S_{n-2} \dots S_0$ of a 2^n to 1 multiplexer.

The remaining variable A_n or its component as input to its multiplexer.

ii) Prepare an implementation table containing

3 rows & 2^{n-1} columns. List the serial nos of the minterms corresponding to the first half of the truth table ($A_n=0$) along the first row & the second half ($A_n=1$) along

the second row.

iii) Circle the ~~mit~~ minterms which are part of the boolean fn.

iv) Check each ~~statement~~ ^ of the implementation table. If both entries are uncircled, set the corresponding input line equal to 0.

→ If both the minterms are circled set the corresponding input line equal to 1.

→ If the minterm in the second row is circled connect the logical variable A_n to the corresponding input line.

→ If the minterm in the first row is circled connect the logical variable \bar{A}_n to the corr. input line.

④

Natural BCD (8-4-2-1) to excess 3

	$I_3 I_2 I_1 I_0$	Excess 3 (Add 3)
0	0 0 0 0	0 0 1 1
1	0 0 0 1	0 1 0 0
2	0 0 1 0	0 1 0 1
3	0 0 1 1	0 1 1 0
4	0 1 0 0	0 1 1 1
5	0 1 0 1	0 1 0 0
6	0 1 1 0	1 0 0 0
7	0 1 1 1	1 0 0 1
8	1 0 0 0	1 0 1 1
9	1 0 0 1	1 0 1 0
6	1 0 1 1	1 0 0 1
7	1 1 0 0	1 0 0 0
8	1 1 0 1	1 1 0 0
9	1 1 1 0	1 1 0 1
10	1 1 1 1	1 1 1 0

$$B_0 = \Sigma(0, 2, 4, 6, 8)$$

$$B_1 = \Sigma(1, 3, 5, 7)$$

Doing it for other

B_1, B_2, B_3

$I_3 I_2$	00	01	10	11	$I_1 I_0$
$I_3 I_2$	00	01	10	11	$I_1 I_0$
00	1 0	1	3	2	
01	1 1	5	7	6	
10	d ₁₄	d ₁₃	d ₁₅	d ₁₆	
11	1 8	9	d ₁₁	d ₁₀	

$$B_1 = \overline{I_3} \overline{I_2} \cdot \overline{I_1} \overline{I_0}$$

$$\overline{I_3} \overline{I_2}$$

$$B_2 = \overline{I_3} \overline{I_0} + \overline{I_1} \overline{I_0} + I_1 I_0$$

$$B_2 = \overline{I_1} \overline{I_2} + \overline{I_0} \quad B_2 = \overline{I_0}$$

does not matter

Sequential Circuits


The output of this type of circuit depends not only on the present inputs but also on the just previous state of the circuit.

The sequential logic circuits involve some sort memory element which can hold the previous state of the circuit and provide it as a feedback input to the circuit. 2 types of ~~to~~ sequential logic circuits :-


(i) Asynchronous : The state of the circuit changes when the input conditions change.

(ii) Synchronous :- The state of the circuit

change at discrete time intervals. The type of the circuit require a synchronizing signal in the form of clock.

Flip - Flops

F/Fs are very important elements in a sequential logic circuit as it can be used as a memory device capable of storing 1 bit information indefinitely until its input cond'n changes.



Q_t	R	S	Q_{t+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1

\bar{Q}_{t+1}
Indeterminate form.

②


 $Q(t)$

R

S


 $Q(t+1)$ \bar{Q}_{t+1}

$Q(t)$	R	S	$Q(t+1)$	\bar{Q}_{t+1}
1	0	0	0	1
1	0	1	1	0
1	1	0	0	1
1	1	1	0	0



Indeterminate form

Clock R-S implemented with NAND Gate



$Q(t)$	R	S	$Q(t+1)$	$\bar{Q}(t+1)$
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	1	0



Indeterminate

$Q(t)$	R	S	$Q(t+1)$	$\bar{Q}(t+1)$
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	-	-

→ indeterminate

Logic symbol of


RS F/F → flip flop



$Q(t)$	00	01	11	10
0	0	1	d	0
1	1	1	d	0

$$Q(t+1) = Q + \bar{R} + S$$

JK flip flop.



$Q(t)$	J	K	$Q(t+1)$	$\bar{Q}(t+1)$
0	0	0	0	1
0	0	1	0	1
0	1	0	1	0
0	1	1	1	0

→ no change

→ complements

④

$Q(t)$	J	K	$Q(t+1)$	$\bar{Q}(t+1)$
1	0	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1

no change
complemented (toggled)

Characteristic Map for $Q(t+1)$.

JK	00	01	11	10
$Q(t)$	0	-	1	1
	1	-	-	1


$$Q(t+1) = \bar{Q} \cdot J + Q \cdot \bar{K}$$

Master - Slave JK F/F

Complication (Refer to Book)
circuit

J	K	Q	\bar{Q}'
0	0	0	no change
0	1	1	0
1	0	0	1
1	1	1	0

Toggle



$Q(t)$	D	$Q(t+1)$
0	1	1
0	0	0
1	1	1
1	0	0

10/9/2019
10/9/2019

Digital System Lab


Prof.
Mita
Nasipuri

Registers

They constitute of a group of storage cells, each capable of storing 1 bit information for some purpose. Since F/F can temporarily hold 1 bit information, a group of F/Fs together with some combinational logic circuits form a register, the combinational logic circuit decides how binary is input to the register or output from it.

(1)


Designing of a register with D F/F



Parallel in Parallel OUT
Register

Use of parallel in parallel out register

Parallel adder



Please refer to Morris Mano

Shift Registers


If consists of F/Fs connected in cascade in a way so that it can shift 1 bit information either to the left or right (as set by control signal) at each clock pulse.

Data Input 1001


A₂ 1001

A₁ 0100

A₀ 0010




Shift right



Master-Slave


Shift register using JK Flip-flop

+ shift-left



Timing diagram if JK flip flop

Serial adder




Initialize a circuit by making clear equal to '0' parallel in enable line is high.

CPL. Date $A_1 A_0$ & $B_1 B_0$ are loaded in A & B registers respectively. Next, the sum of A_0 & B_0 is computed resulting in sum bit S_0 & carry bit.

Application of shift registers

- 1) For binary multiplication/division (shift left/right) by a factor of 2
- 2) Circulating register/ring counter.

If the output of the last F/F of an n-bit register is connected to the input of the first F/F, we get different states.



- 3) Switch tail ring counter. couple inited output of last F/F is connected to the input.

$CPL: 0001$
 $CP2: 1000$
 $CP3: 0100$
 $CP4: 0010$
 $CP5: 0001$

Generalized shift register (left/right) with parallel load

Implementation with
4 to 1 MUX

A Diagram:- Refer to Morris

Moro

J₂ J₁ J₀ input
binary data is to be loaded into the register

1. clear reset the F/F in the register at 0.
2. clock pulse (CP) synchronizes the register operations.
3. When S₁S₀ = 11, data coming on the input lines J₂ J₁ J₀ is parallelly loaded into the register
4. When S₁S₀ = 00 the register holds the same if the clock pulses are applied.

5. S₁S₀ = 01, shift right control is enabled
6. S₁S₀ = 10, shift left control is enabled.

Counters

Counters are formed with a group of F/Fs together with some combinational logic circuits and are able to count the no. of clock pulses coming into it.

2 types

- 1) asynchronous
- 2) synchronous

up counter
down counter

A₂ A₁ A₀

up
counting
mode

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

down
counting mode


(similar to up-counting mode)

but starts with 111 and goes till 000)

Starts with 000.

(2)

Asynchronous counter / Ripple counter.



at A₂ with these mode of simulation at mode A

	A ₂	A ₁	A ₀	Q _{A2}	Q _{A1}	Q _{A0}
--	----------------	----------------	----------------	-----------------	-----------------	-----------------

initial state	0	0	0	0	0	0
CP ₁	0	0	1	0	0	0
CP ₂	0	1	0	0	1	0
CP ₃	0	1	1	0	1	1
CP ₄	1	0	0	1	0	0
CP ₅	1	0	1	1	0	1
CP ₆	1	1	0	1	1	0
CP ₇	1	1	1	1	1	1
CP ₈	0	0	0	0	0	0

mode
shift register

(lessen pattern of rotation)

bits 111 after shift 1st

(000 bit 000)



000 after shift

111 after shift

000 after shift

(3)

Timing diagram for a 3-bit ripple up counter



$$2^4 > 10 > 2^3$$

Refer to Morris Mano

BCD ripple up counter

	A ₃	A ₂	A ₁	A ₀	I _{A1}	I _{A3}	\bar{Q}_{A3}
	0	0	0	0	1	0	1
CP: 1	0	0	0	1	0	1	0
CP: 2	0	0	1	0	1	0	1
CP: 3	0	0	1	1	1	0	1
CP: 4	0	1	0	0	0	1	0
CP: 5	0	1	0	1	1	0	1
CP: 6	0	1	1	0	0	1	0
CP: 7	0	1	1	1			

tidy & a lot more points

distance quo sign

8 1 0 0 0 0 0 0 0

9 1 0 0 1 0 0 0

10 0 0 0 0

Synchronous up counter

→ Refer to Morris Mano

A₂ A₁ A₀

0 0 0

0 0 1

0 1 0

1 0 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

0 0 0

0 0 1

0 1 0

1 0 0

1 0 1

0 1 0

Home Task + Synchronous down counter

→ Design a ~~Binary~~ binary modulo 6 ripple counter

→ 6 diff. states

24/9/19

Digital Logic

Proof.

Mita
Nagpur

Cyclic code			
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0

here successively coded characters differ by one-bit posn

Reflected code / gray code is one-type cyclic code.

Cyclic code

Reflected BCD

0	1	0	0	0
0	1	0	0	1
0	1	0	1	1
0	1	0	1	0
0	1	1	1	0
0	1	1	1	1
0	1	1	0	1
0	1	1	0	0
1	1	1	0	1
1	1	1	1	1
1	1	1	0	0
0	1	0	1	0
1	0	1	1	1
1	0	0	0	1
1	0	0	0	0

In the coding system, if we consider the three lower bit columns, we can see that the lower half of each of these columns is the reflection of the corresponding upper half about the middle line. The highest order bit contains '0' in the upper half and '1' in the lower half.

Advantage
Faster computation of 9's complement which can be obtained by complementing the highest order bit.

for
min
matrix

digital logic

Digital logic

Error detection & correction

long file can be off

For the code discussed so far, we cannot detect if any bit gets changed because this change will result in another valid codeword.

Observe b/w any 2 binary code words in the no of bit posn the code words differ.

with minimum distance of any coding system is the no. of bits that must be changed to generate a valid code word.

For normal BCD, minimum distance is 1.

Relationship b/w minimum distance (M) of any coding system and its Error Detection (D) & Error Correction ability (C).

$$M - 1 = D + C$$

Since no errors can be corrected unless it is detected.

$$D \geq C$$

M	D	C
1	0	0
2	1	0
3	2	0
4	3	0
5	2	1
3	4	0
2	3	1

(3)

Minimum distance 2,
single error detection ability

Even Parity (odd no. of 1s \Rightarrow 1) even no. of 1s \Rightarrow 0

Problem.

8	4	2	1	2	1	0	1
---	---	---	---	---	---	---	---

$\rightarrow [0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0]$

0 0 0 1 0 1 1

⋮

0

1

2

⋮

9

minimum Hamming distance

1	0	1	0	0	0	0
---	---	---	---	---	---	---

This is used instead.

Odd parity is preferred.Another type of minimum distance 2 coding systemm out of n coding system(each m bit \rightarrow one of 5 = (00101 10 01001))

0	1	2	3	4	5	6	7
0	0	0	1	1	0	0	1
1	1	0	0	0	1	0	0
1	0	1	0	0	0	2	0
0	1	1	0	0	0	3	0
1	0	0	1	0	0	4	0
0	1	0	1	0	0	5	0
0	0	1	1	0	0	6	0
1	0	0	0	1	0	7	0
0	1	0	0	1	0	8	0
0	0	1	0	1	0	9	0

~~Weighted binary number system~~

~~0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15~~

~~0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15~~

~~0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15~~

~~other weighting systems~~

~~1 2 3 4 5 6 7 8~~

~~2 1 3 4 5~~

In all these cases decimal,

0 is improperly coded another weighting system is 8 4 2 1 0 which can code 8 decimal digits except 0 (coded as 10100) and 7 (coded as 11000).

Another type of fixed-bit code in beginning or quaternary code which is 7-bit consisting of 1-out-of-2 and 1-out-of-5 group of bits.

bi-quinary

0	5	0	1	2	3	4	1	1
1	0	1	0	0	0	0	0	1
1	0	0	1	0	0	0	1	0
1	0	0	0	1	1	0	0	1
1	0	0	0	0	1	1	0	1
1	0	0	0	1	0	1	1	0

0	5	0	2	3	4
0	1	1	0	0	5
0	1	0	1	0	6
0	1	0	0	1	7
0	1	0	0	1	8
0	1	0	0	0	9

qui-binary

0	1	0	2	4	6	8
1	0	0	1	0	0	0
0	1	1	0	0	0	0
0	1	0	1	0	0	0
0	1	0	0	1	0	0
1	0	0	0	0	1	0
0	1	0	0	1	0	0
0	1	0	0	0	1	0
1	0	0	0	0	0	1
0	1	0	0	0	0	1
1	0	0	0	0	0	1

(6)

Hamming code (Minm distance 3 code)

If no. of bits in the code word be n , and let

$$2^{k-1} \leq n \leq 2^k$$

then the no. of redundant bits/check bits/ parity bits to be added to the original code word is k .

Construction of Hamming Code

- ① Mark all the bit positions in the resultant code word that are powers of 2 ($1, 2, 4, 8, 16, 32, 64, \dots$) as the positions of check bits.
- ② Remaining posn are kept for binary data in the original code word ($3, 5, 6, 7, 9, 10, 11, 13, 14, 15, 17, 18, 19, \dots$)
- ③ Check bit C_1 is chosen to establish an even parity for int position ($1, 3, 5, 7, 9, 11, 13, \dots$) of resultant code word.
- ④ Check bit C_2 is establish an even parity for bit posn ($2, 3, 6, 7, 10, 11, 14, 15, 18, 19, 22, 23$) of resulting wd. word.
- ⑤ $C_4 \dots (4, 5, 6, 7, 12, 13, 14, 15, 20, 21, 22, 23, 28, 29)$
- ⑥ $C_8 \dots (8 - 15, 24 - 31, 40 - 47)$
- ⑦ $C_{16} \dots (16 - 31, 48 - 63, 80 - 95, \dots)$
- ⑧ $C_{32} \dots (32 - 63, 96 - 127, \dots)$

1001

$$n=4 = 2^2$$

no. of check bits (k) = 3.
 $c_1 \ c_2 \ b_1 \ c_4 \ b_2 \ b_3 \ b_4$
 $c_1 \ c_2 \ 1 \ c_4 \ 0 \ 0 \ 1$
check bit c_1

$$\begin{array}{r} c_1 \\ - \\ c_2 \\ - \\ \hline \end{array} \quad \begin{array}{r} b_1 \\ - \\ 1 \\ - \\ \hline \end{array} \quad \begin{array}{r} b_2 \\ - \\ 0 \\ - \\ \hline \end{array} \quad \begin{array}{r} b_3 \\ - \\ 1 \\ - \\ \hline \end{array} \quad \begin{array}{r} b_4 \\ - \\ 1 \\ - \\ \hline \end{array} \quad c_1 = 1$$

check bit c_2

$$\begin{array}{r} c_1 \\ - \\ c_2 \\ - \\ \hline \end{array} \quad \begin{array}{r} b_1 \\ - \\ 1 \\ - \\ \hline \end{array} \quad \begin{array}{r} b_2 \\ - \\ 0 \\ - \\ \hline \end{array} \quad \begin{array}{r} b_3 \\ - \\ 1 \\ - \\ \hline \end{array} \quad \begin{array}{r} b_4 \\ - \\ 1 \\ - \\ \hline \end{array} \quad c_2 = 0$$

check bit c_3

$$\begin{array}{r} c_1 \ b_1 \ b_2 \ b_3 \ b_4 \\ - \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 \\ \hline c_4 \ 0 \ 0 \ 1 \end{array} \quad c_4 = 1$$

hence \rightarrow 0011001

At the receiving end,

check for c_1 which gives even parity over the bit posn (1, 3, 5, 7, ...). So the no. of 1's over bit posn (1, 3, 5, 7) is even. c_1 returns 0 else it returns 1.

(8)

$$0 \ 0 \ 1 \ 1 \quad 0 \ 0 \ 0 \ 1$$

$$0 \ 0 \ 1 \ 1 \quad 0 \ 1 \ 1$$

$$C_1 \ 0 - 1 - 0 - 1 = 0$$

$$C_2 \ 0 \ 1 \ 0 - 1 - 1 = 1$$

$$C_4 \ 0 - 1 - 0 \ 1 \ 0 \ 1 \ 1 = 102$$

The posn of the enormous bit 10100000

$$i \cdot C_4 C_2 C_1 = 110$$

For a give no. of check bits C , the max. no. of information bits I_{max} is given by $I_{max} = 2^C - C - 1$.

$$I_{max} = 2^C - C - 1$$

for 4 check bits

10010000

for 3 check bits

10001000

for 2 check bits

10000100

for 1 check bits

10000010



for 0 check bits

10000001

for -1 check bits


10000000

18/10/2019

Digital logic
Counting Type A/D ConverterPage No.
Mita
Nanipuri
①Counting Type A/D ConverterSuccessive Approximation Method

②

A/D conversion using parallel comparators




In this type of conversion, input voltage range ($0 - V_0$) is divided into 2^n ranges for a n -bit converter. In this example, we have considered 3-bit precision, so the input V_0 is divided into ~~2^n~~ 8-ranges, middle 6 of which encompasses a range of $\frac{V_0}{7}$ volt whereas the 2 extreme ones encompass a range of $\frac{V_0}{14}$ volt. ~~so we require~~ $2^n - 1$ comparators.


This type of converter is very fast since the entire conversion process takes place simultaneously in contrast to the previous types of converters which work sequentially.

Disadvantage:- Excessive hardware requirement which almost doubles when precision is increased by a single bit.

Digital to Analog Conversion





R-2R ladder DAC




Requirement of resistors with a wide range of value which are difficult to produce with high precision. It is also difficult for IC fabrication.

$$\begin{aligned} b_0 &= 1 \\ b_1 &= b_2 = b_3 = 0 \end{aligned}$$

Therminin equivalent



It is an abstract model for synchronous sequential machines. Let us consider a serial adder.



It is a synchronous circuit with two inputs x_1 & x_2 , and one output representing sum of $x_1 + x_2$.

x_1 , x_2 and z are fixed length strings of '0' & '1'. Here the elements of the input strings appear at the input of the adder in synchronism with a clock signal (+) and the elements of the output string also behave in the same way.


		t_5	t_4	t_3	t_2	t_1	
0.1	11	0	1	1	0	0	x_1
0.2	0.8	0	1	0	0	0	
0.8	1.2	0	0	1	0	1	x_2

Shows addition of $0 \oplus 0$ giving $z = 0$.

In combinational circuit output depends completely on the inputs given in serial adder at t_1 & t_2 . x_1 , x_2 are 0,0 till sum is 0 in the case where it is 1, in the other case, same is true for the time instants t_3 , t_4 . Following the rules of binary arithmetic, the output of the adder at t_1 is a function of inputs x_1 , x_2 at t_2 , and a carry generated at t_2 i.e. the past history of the adder. Thus, the adder will have 2 types of states of past histories 'carry 0' & 'carry 1'. These are called adder circuit

Let A represent the state of the adder at t_0 when a carry 0 is generated at t_{i-1} , and $x(t)$ be the state corresponding to a carry 1 generated at t_i . When the inputs $n(t)$ & $y(t)$ are applied to the adder, the state which is called the "present state" and the state to which the adder goes is a result of the new carry value generated as a result of addition, is called "next state". The output $z(t)$ is a fn of $n(t)$, $y(t)$, and the state of the adder.


A convenient way to describe the behaviour using directed graph, which is called "state diagram"



Another way of representation is through "data table"

Present state		$n_1 n_2 = 00$	$n_1 n_2 = 01$	$n_1 n_2 = 10$	$n_1 n_2 = 11$
n_1	n_2	A, 0	A, 1	B, 0	B, 1
n_1	0	A, 0	A, 1	B, 0	B, 1
	1	B, 0	B, 1	A, 0	A, 1

Generalized diagram of a sequential circuit



x_i 's are inputs
 z_i 's are outputs
 y_i 's " excitations for memory elements
 s_i 's " state information


can
arouse
 o_i

(3)

x_i 's may be levels or pulses. If all of them are pulses, then there must be some ~~synchronous~~ synchronism among themselves, i.e. at least they must arrive at the same time. If some of them are pulses, then each of the pulse are naturally ANDed with all the level inputs.

If there is a single pulse input which is ANDed with all level inputs, the pulse input is called 'clock'. Generally levels are logic output and don't provide the instant at which the transitions from one state to another for your x_i 's. If x_i 's are logic levels, they are associated with the transitions of circuit state levels. They are associated with s_i 's.


Example state diagrams and corresponding state table when a single input is active at a time instant.



(1)

for level output

dynamic element n_1 transitions
in state



state of pair $x_1 x_2$ is
sum of mult. order of state


in parallel mode minimum order
state of mult. will be $x_1 x_2$

all states are valid for sum result
Taking last state to $x_1 x_2$


we observe logic output

digital output signal is in binary form
different signal in binary format

when a combination of input decides transitions



odd state produces binary
format with 0 in binary is called
as binary sequence



$x_1 x_2$ 00 01 00 11 10

	00	01	00	11	10
1	00/00	1/00	1/00	2/00	
2	2/00	1/00	2/00	3/10	
3	3/00	1/01	3/00	3/00	

③ Finite State Models

minimum cost M for zigzag ⑤

Here we are focusing on deterministic machines, which possess the property that, the next state of the machine is uniquely determined by the present state $s(t)$ and present input $x(t)$.

$$s(t+1) = f\{s(t), x(t)\}$$

where f is the state transition fn.

Again, the value of $f(t)$ may also be a fn. $s(t)$ & $x(t)$ i.e. $f(t) = \lambda\{s(t), x(t)\}$ where λ is the output fn.

A machine following the above 2 properties are called 'Mealy Machine'.

Another type of machine called 'Moore Machine' is the one where the output function is dependent only on the present state.

$$z(t) = \lambda\{s(t)\}$$

A formal definition of synchronous sequential machine is as follows: A sequential sequential machine M is the

$$M = (X, Z, S, f, h)$$

where X, Z, S are finite non-empty sets of inputs, outputs and states respectively.

$f: X \times S \rightarrow S$ is the state transition function
(the cartesian product $X \times S$ contains all pairs (x_i, s_i))


$\lambda: X \times S \rightarrow Z$ for mealy machine.

$\lambda: S \rightarrow Z$ for moore machine.

② Examples of Moore machine

elaborate state diagram ⑥

• revolution's efficient but no feedback into the next step
 • needs all initial programming to set up our logic circuit
 • Synchronous counter is similar but no steps
 • (i) X initial memory here (ii) after setting



<u>Present State (PS)</u>	<u>Next State (NS)</u>	<u>Output (Q)</u>
0 0 0	0 0 1	0
0 0 1	0 1 0	0
0 1 0	0 1 1	0
0 1 1	1 0 0	1
1 0 0	1 0 1	1
1 0 1	1 1 0	1
1 1 0	0 0 0	0
1 1 1	0 0 0	0

8

J-K state excitation requirement

7

$Q(t)$	$Q(t+1)$	J	K	Excitation maps for J/K
0	1	1	-	$Q_2 Q_1$
1	0	-	1	Q_3
0	0	0	-	Q_3

$Q_2 Q_1$

Q_3	00	01	11	10
0	0	1	-	-
1	0	1	-	-

$Q_2 Q_1$

Q_3	00	01	11	10
0	-	1	1	-
1	-	1	1	-

$J_1 = 1$

$Q_2 Q_1$

Q_3	00	01	11	10
0	-	-	1	0
1	-	-	1	0

$K_2 = Q_1$

$Q_2 Q_1$

Q_3	00	01	11	10
0	0	0	1	0
1	-	-	-	-

$$J_2 = Q_2 Q_1$$

$Q_2 Q_1$

-	-	-	-
0	0	1	0


$$K_3 = Q_2 Q_1$$

25/10/2019


Digital LogicProf.
Mita
Nasipuri

Ques. No. 8 State diagram and state table from word statement


- ① An output pulse is coincident with the first π_2 pulse immediately following an m_1 pulse.



- ② An output pulse z is coincident with the first of a sequence of π_2 pulses following an m_1 pulse.




- ③ An output pulse, z is coincident with the second of a sequence of π_2 pulses following an m_1 pulse.




	m_1	π_2	z
1	1	0	0
2	1	1	1
3	1	0	1

frequency


- (4) An output pulse η_1 is coincident with the first η_2 pulse immediately following it exactly 2 my pulses.




- (5) m_1 & m_2 are pulse inputs & z is a level. Output η is to be turned on with an m_2 pulse and to be turned off with the second of a sequence of m_1 pulses. No other input sequence can cause any change in to output η to shift.



(6) n_1 & n_2 are pulse inputs & z is a level output. z is to be turned on with the first of a sequence of n_1 pulses & to be turned off with the second of a sequence of n_2 pulses. No other input sequences cause any change in circuit operation.




(7) A sequential circuit has 2 level inputs n_1, n_2 & a clock. An output pulse (z) is coincident with a clock pulse occurring with $n_1 n_2 = 01$ immediately following two/more consecutive clock pulses with $n_1 n_2 = 10$, $n_1 n_2 = 00$ & $n_1 n_2 = 11$ never occurs.



(8)

(4)

A sequential circuit sharing one clock & the output pulse $\frac{1}{2}$ is coincident with every 4th clock pulses, but it is not coincident with the 2nd and 3rd clock pulses.



State table reduction

~~Redundant~~ Redundant states may be introduced


during construction of state diagrams & corresponding state tables. State ~~tables~~ table is tested for any equivalent states & any equivalent states are found, corresponding rows in the state table are removed.

In state table, 2 states are equivalent if
1) output state pulse/level associated with both states are same.

2) For each of the states for each input pulse, there is a transition from the state to the same/equivalent state.

State Table

	$n=0$	$n=1$
1	1/0	2/0
2	3/0	4/0
3	1/0	4/0
4	5/0	6/0
5	1/0	6/1
6	7/0	6/1
7	1/0	6/1



From the table states 5 & 7 are equivalent. Therefore one of them may be removed. Let us remove state 7. Any reference to state 7 will be replaced by state 5.

	$x=0$	$x=1$		$n=0$	$n=1$
1	2/0	2/0			
2	3/0	4/0			
3	2/0	4/0			
4	5/0	6/1	\Rightarrow	1	1/0
5	3/0	6/1		2	3/0
6	5/0	6/1		3	1/0
				4	5/0
				5	1/0

no. of FFs required

will be k such that

$$2^{n-1} \leq k \leq 2^n$$

$n =$ no. of rows in the reduced state table.

~~$\frac{3}{2} F/F_0$~~ $\frac{2^{n-1}}{2^n}$ ~~number of states~~

$$\Rightarrow 8C_5 : 5!$$

Possible state assignments

$$2^n C_r : r!$$

Universal Map Method

In this method, for each combination of pulse inputs/ clocked inputs to memory element, a single memory element excitation map is formed which is independent of the type of memory element. This map is called universal Map. The universal Map required 4 symbols, one for each combination of $s(t)$ & $s(t+1)$ plus one optional symbol.

	$s(t)$	$s(t+1)$	Map-Symbol	S	R	I	K	T	D
0	0	1	I	0	1	-	1	1	1
1	0	0	∅	0	1	1	1	0	0
1	1	1	1	-	0	-	0	0	1
0	0	0	0	0	-	0	-	0	0

optional

L = K

O = P

C/A


example :- Consider the following state table with state assignments

	s_1	s_2	π_1	π_2
0	0	0	11/0	00/0
0	1	0	01/0	00/0
0	1	1	10/0	00/1
1	0	0	10/0	00/0

initial state to be set
initial data to be set

universal excitation maps


Memory element state bit s_1



$$e_1 = \pi_1 \cdot (\bar{s}_1 + \bar{s}_2)$$

$$r_1 = \pi_1 s_1 s_2 + \pi_2$$

Memory element 2 state bits s_1, s_2



Universal excitation map for memory element 2. It shows two 2x2 tables. The left table has columns labeled s1 and s2, and rows labeled 0 and 1. The right table has columns labeled s1 and s2, and rows labeled 0 and 1. Both tables have 'I' in the top-left cell and '∅' in the bottom-right cell.

05/11/2019

Digital Logic
and CircuitsRpt.
Mita
Nasipuri

(1)

Ex-1: An output pulse is coincident with the first n_2 pulse immediately following two n_1 pulses.

	n_2	n_1
1	2/0	1/0
2	3/0	1/0
3	4/0	1/1
4	4/0	1/0

2² memory elements required for state representation.

	s_1	s_0
1	0	0
2	1	1
3	0	1
4	1	0

state table with state assignments

	n_2	n_1
00	11/0	00/0
11	01/0	00/0
01	10/0	00/1
10	10/0	00/0

universal map method

$0 \rightarrow 1$ I
 $1 \rightarrow 0$ ϕ
 $1 \rightarrow 1$ 1

$0 \rightarrow 0$ 0.

s_0	0	1
0	I	ϕ
1	0	1

s_0	0	1
0	0	ϕ
1	0	0

Memory element 0

s_0	n_1
0	I
1	ϕ

s_0	n_1
0	0
1	ϕ

Memory element 1

→ For SR F/F

(2)

→ Every I must be considered for S expression
Every \emptyset " " R expression

Any I or \emptyset may be considered optionally
for S expression

Any I or \emptyset " " R expression

$$S_0 = \bar{S}_0 \bar{S}_1 x_1$$

$$R_0 = S_0 x_2$$

$$S_1 = \bar{s}_1 x_1$$

$$R_1 = S_0 S_1 \bar{x}_1 + x_2$$

$$\bar{x} = \bar{S}_1 S_0 x_2$$

case $\rightarrow 00/1$

$$Z_0 = \bar{S}_1 x_1$$

$$K_0 = \bar{S}_1 x_1 + x_2$$

$$J_1 = x_1$$

$$K_1 = S_0 x_1 + x_2$$

$$\bar{x} = \bar{S}_1 S_0 x_2$$

For JK F/F

Every I must be considered
for J expression

Every \emptyset " " K
expression

Any \emptyset or I may be optionally
considered for J exp.

Any I or \emptyset may be
optionally for K exp.

For T F/F

Every I & \emptyset must be
considered for T expression
Any I may be optionally
used for T

For D F/F

Every I & \emptyset must be considered
for D expression

Any I may be optionally

$$T_0 = \bar{S}_1 x_1 + S_0 x_2$$

$$T_1 = (\bar{S}_1 + S_0) x_1 + \bar{S}_1 x_2$$

$$D_0 =$$

$$D_1 =$$

Eg. A sequential circuit has two level inputs s_1 & s_2 , and a clock. An output pulse is coincident with a clock pulse occurring with $s_1 s_2 = 01$ immediately following two or more consecutive clocks with $s_1 s_2 = 10$. $s_1 s_2 = 00$ & $s_1 s_2 = 11$ never occurs.

State table

		$s_1 s_2$			
		00	01	11	10
		00	01	11	10
1	-	-	1/0	-	2/0
2	-	-	1/0	-	3/0
3	-	-	1/1	-	3/0

1 - 00
 2 - 01
 3 - 10

		00	01	11	10
		00	01	11	10
		00	01	11	10
00	-	00/0	-	01/0	
01	-	00/0	-	10/0	
10	-	00/1	-	10/0	

		00	01	11	10
		00	01	11	10
		00	01	11	10
00	-	0	-	I	
01	-	\emptyset	-	\emptyset	
11	-	-	-	-	
10	-	0	-	0	

Memory element 0

		00	01	11	10
		00	01	11	10
		00	01	11	10
00	-	0	-	0	
01	-	0	-	I	
11	-	-	-	-	
10	-	\emptyset	-	1	

Memory element 1