

Name - ARPAN MANDAL

Roll - 001910501061

YEAR - 2nd

Subject - Computer Architecture

Sem - 2nd

Exam Roll - CSE 214021

Group-A

Q 1. Pipelining is efficient because

c) it overlaps the execution of several instructions.

2. A pipelined processor doesn't have separate instruction and data memory. i1, a load instruction, is initiated (occupies IF stage) in cycle-1. Subsequent instructions i2, i3, i4, i5 are initiated in cycle 2, 3, 4, 5 respectively.

There is a hazard involving i1 and i4 in

a) cycle-4 because both access memory

3. Instruction DSUB

b) may not get the correct value of R1

4. Instruction AND

a) gets correct value of R1

5. Instruction OR

a) gets the correct value of R1

6) The data hazard involving LD and DSUB
~~or~~ a) can be resolved by forwarding

7) b) cycle - 5
a) cycle - 4

8) a) 1

9) b) 2

10) a) 1

11) b) S.D

12) d) none of the above

13) ~~a)~~ b) multicomputers

14) c) both communication and synchronization

15) a) multiprocessor

16) b) any processor can access the local memory
of ~~another~~ any other processor

17) a) distributed cache directories

18) b) remote nodes that have a copy of each
memory block

19) ~~a)~~ b) switching network

20) a) contain bus request lines

21) b) deactivates its request line when the
arbiter activates its grant line

22) ~~b~~ c)

23) c)

24) a)

25) c)

26) c)

27) ~~b~~ d)

28) c)

29) c)

30) b)

31) c)

32) d)

33) c)

34) b)

35) a)

36. pipeline process has five stages: fetch-IF,
 decode-ID
 register-read-RR
 execute-EX
 write Back-WB

for normal

ADD r_1, r_4, r_7 ; $r_1 = r_4 + r_7$

BEG $r_2, \#0, r_1$; jump to the address specified in r_2 if $r_1 = 0$

SUB r_8, r_{10}, r_{11}

MUL r_{12}, r_{13}, r_{14}

for normal execution of instructions →

	1	2	3	4	5	6	7	8	9	10
ADD	IF	ID	RR	EX	WB					
BEG		IF	ID	RR	EX	WB				
SUB			IF	ID	RR	EX	WB			
MUL				IF	RR ID	RR	EX	WB		

(i)

So If we perform this instructions normally then data hazard will occur, Here BEG need the modified value of r_1 to execute the branch instruction, so for correct execution we need a stall before RR cycle of BEG instruction. So modified ~~data~~ diagram →

	1	2	3	4	5	6	7	8	9	10
ADD	IF	ID	RR	EX	WB					
BEG		IF	ID	Stall	RR	EX	WB			
SUB			IF	Stall	ID	RR	EX	WB		
MUL				Stall	IF	ID	RR	EX	WB	

⊕ Here ⁽ⁱⁱ⁾ after finishing of first instruction we get the value of r_1 , after that BEG can execute

Now If branch instruction is not taken and considering the 'Stalling

Solution', for control Hazard - we can

Say there need 12 cycles to execute

the ~~code~~ 4 instructions. but for

other kind of Solution ~~cycles~~ no of cycles are not 12.

ADD	1	2	3	4	5	6	7	8	9	10	11	12
ADD	IF	ID	RR	EX	RW							
BEG		IF	ID	Stall	RR	EX	RW					
SUB			Stall	Stall	Stall	Stall	IF	ID	RR	EX	RW	
MUL				Stall	Stall	Stall		IF	ID	RR	EX	RW

⊛ This is only true for the "Stalling Solution" of control hazards