## B. CSE 2<sup>ND</sup> YEAR 2<sup>ND</sup> SEMESTER EXAMINATION 2016

## MICROPROCESSOR AND ASSEMBLY LANGUAGE PROGRAMMING

Time: Three Hours	<b>-</b>
	Full Marks: 100

## Answer any four questions

I.	a) What is addressing mode? Describe different addressing modes of 8085 $\mu$ P with examples.
	b) Let the instruction MVI A, AB <sub>H</sub> is stored from m/m location 2500 <sub>H</sub> . Write the sequence of steps of fetch cycle and execution cycle to execute the instruction. c) Write the functions of the (i) MOV A, M (ii) LXI H, 2050 <sub>H</sub> (iii) LHLD 3000 <sub>H</sub> and (iv) RA instructions with proper examples.
2.	
3.	a) Describe the sequence of steps required for data transfer between microprocessor and an I/O device with appropriate schematic diagram.  b) Write the sequence of steps for DMA operation.  c) Describe a scheme with a schematic diagram to resolve multiple interrupts from two or mor peripherals simultaneously through INTR line.
4.	a) A set of N data bytes is stored in m/m locations starting from 2501 <sub>H</sub> . The value of N is store in 2500 <sub>H</sub> . Write a program (with comments) to store these data bytes from m/m location 2600 <sub>H</sub> in D <sub>0</sub> and D <sub>7</sub> are 1; otherwise reject the data byte.
	b) Write a program (with comments) to find the sum of even bytes out of $N$ bytes stored in consecutive locations starting from 2500 <sub>H</sub> . The value of $N$ is stored in 2200 <sub>H</sub> . Store the result is locations 2300 <sub>H</sub> and 2301 <sub>H</sub> .
5.	a) There are N bytes stored from m/m location $2500_{\rm H}$ . The value of N is stored in $2400_{\rm H}$ . Written an 8085 program (with comments) to interchange the bits $D_6$ $D_1$ of these bytes and store then into the m/m locations starting from $5050_{\rm H}$ .
	<ul> <li>b) Write a program (with comments) to compute 2X². The value of X is stored in 2050<sub>H</sub>. Store the results in 2052<sub>H</sub> and 2053<sub>H</sub>.</li> </ul>
ó.	a) Describe the functions of BIU and EU of the 8086 $\mu$ P using their schematic diagrams. 10 b) Describe how program execution speeds up in 8086 $\mu$ P? 5 c) If the CS register contains 2050 <sub>H</sub> and IP register contains 3BA2 <sub>H</sub> , what is the physica address of the instruction to be fetched? 5 d) What are the advantages of segmentation based approach to m/m accessing in 8086 $\mu$ P. 5