

Notes-09

LOOP Unrolling

Informal: A loop is typically implemented by having a loop termination code at the beginning or end of the loop. This code is really an overhead; it doesn't participate in the computation involved in the loop iterations. For a large number of iterations this overhead can be significant. **Unrolling** the loop, i.e. replicating the loop body multiple number of times instead of running the loop termination code at the end of each iteration can reduce this overhead. Of course, it is not practical to do this to an arbitrary extent. Nevertheless, it **CAN** reduce execution time by a significant amount.





Slide 9.2


DYNAMIC SCHEDULING


Informal: Performance can be improved to a significant extent if we take a radically different viewpoint regarding instruction execution. The traditional approach is to take an

instruction, execute it, and then pick up the next instruction. Pipelining also takes this approach, although it initiates the next instruction before completion of the current instruction. In DYNAMIC SCHEDULING, an instruction is scheduled to execute dynamically, i.e. at run time, depending upon the availability of its input operands. We don't view it as sequential execution. Thus, we can view the program as a set of instructions, each waiting eagerly for its input operands to arrive. As soon as the operands arrive, the instruction executes, subject, of course, to the availability of functional units.

MIPS floating-point unit using TOMASULO'S ALGORITHM [conto] steps in execution of an instruction: Issue bet the next instruction from the head of the instruction quene, which is maintained in FCFO order. issue the instruction to the station.

Operands: if in registers, issue to resv. stn. else keeptrack of the functional units that will produce the operands. Else there is a structural hazard and instruction stalls until a station or buffer is freed. execute. If one of more of the operands is not yet available, monitor the common data his while waiting for it to be computed. When an operand becomes available, it is placed into the corresponding meservation station. (RAW hazards avoided) Else (* all operands available *) execute operation at corresponding functional unit LOADS and STORES require a TWO-STEP execution process. The first step computes the effective address when the base register is available, and the effective address is then placed in the load or store buffer. LOADS in the load buffer execute as soon as the memory unit is available. STOREs in the store buffer wail for the value to be stored before being sent to the memory unit. 3. Write result - When the result is available unite it on the CDB and from there into the registers and into any reservation stations (including store buffers) waiting for this result. STORES also write date to memory during this step: When both the address and data are available, they are sent to the memory unit and the store completes.





TOMASULO'S ALGORITHM

A key approach to allow execution to proceed in the presence of dependences was used by the IBM 360/91 floating-point unit.

Invented by Robert Iomasulo this scheme tracks when operands for instructions are available to minimize RAW hazards and introduces register renaming, to minimize WAW and WAR hazards.

Register renaming is provided by the reservation stations, which buffer the operands of instructions waiting to issue and by the issue logic. The basic idea is that a reservation station fetches and buffers an operand as soon as it is available, eliminating the need to get the operand from a register. In addition, pending instructions designate the reservation station that will provide their input. Finally, when successive writes to a register overlap in execution only the last one is actually used to update the register. As instructions are issued, the register specifiers for pending operands are renamed to the names of the reservation station, which provides register renaming.

Data dependencies (contd.) WAR dependencies il: mul 71,92,73; i2: add 22,74,75; WAR dependencies are false dependencies since they can be eliminated by register renaming; that is, the. destination register of the affected instruction should be renamed to a registor name that has not yet been used. il: mul 71, 92, 93
i2: add 26, 74, 75; [22 in 12 has been renamed to r6) WAW dependencies il: mul 71, 92, 23; Two instructions are said to be WAW-defendent (or output dependent) if they both write the same destination.