

NAME - ARPAN MANDAL

ROLL - 00191 0501061

3. My Roll no. is 1910501061

$$X=6 \quad Y=1 \quad Z=Y \cdot X = 1 \cdot 6 = 6$$

LXI H, 4061H

LDA 4461H

MOV B, A

Loop: MOV A, M

ANI 02H

JNZ SKIP

MOV A, M

ADD C

JNC SKIP2

INR D

SKIP2: MOV C, A

SKIP: INX H

DCR B

JNZ Loop

MOV A, C

STA 4561H

MOV A, D

STA 4562H

HLT

2. My Roll = 61

So, $Y = 1$

Address range:

We have to interface 4K byte address:

So we need 12 address lines to $A_0 - A_{11}$ ($2^{12} = 4K$)

Starting address: - $1000H$

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0

End address: - $1FFFFH$

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

Address decoding technique


We have to use 12 address lines to address the memory. Those address lines are $A_0 - A_{11}$, other

$A_{12} - A_{15}$ will act as chip select signal. Now

We have to pass those 12 lines ($A_0 - A_{11}$) to a decoder.

The output will create 2^{12} lines to address memory. The \overline{MEMW} (memory write) and \overline{MEMR} (memory read) will also add to $\overline{1E}$ and \overline{OE} .

For chip select lines we can either use a 4 input NAND gate or a decoder. The block diagram is



1) LHLD 2500H :-

full form of LHLD is Load H-L pair direct, actually the address stores in H register.

So, LHLD 2500H means [2500] stores in L register and [2501] stores in H register

eg

LHLD 2500H [L] ← 2500H

[H] ← 2501H

1b) RLC - Rotate Accumulator Right, The content of the accumulator is rotated left by one bit. The seventh bit of accumulator is moved to carry bit as well as the zero bit of the accumulator

only cs flag is affected.

So, $[A_{n+1}] \leftarrow [A_n]; [A_0] \leftarrow [A_7], CS \leftarrow [A_7]$

e.g. - Suppose accumulator content is 02H

RLC \rightarrow accumulator content becomes - 04H

and carry becomes,