#### Notes-10

#### **VECTOR PROCESSORS**

**Informal:** Consider a pipelined functional unit, e.g. an adder with a 3-stage pipeline. Observer that we are NOT talking about the instruction pipeline; rather, we are considering a pipelined execution unit.

From our earlier discussion (Notes 1-4), we know that a long sequence of identical instructions (implying the same functional unit), with **no data dependence**, executes very efficiently, in a pipeline, with one result emerging every clock cycle. **Vector processors** exploit this feature. A vector is essentially a one-dimensional array of data. A **Vector Instruction** is actually equivalent to a sequence of identical instructions operating on the consecutive elements of the data. Thus, the vector instruction

$$V4 V2 + V3$$

Is equivalent to:


$$V4[1] := V2[1] + V3[1]$$
 $V4[2] := V2[2] + V3[2]$ 
 $V4[3] := V2[3] + V3[3]$ 

$$V4[n] := V2[n] + V3[n]$$

Where n is the length (number of elements) of the vectors.

The consecutive elements of V2 and V3 are fed to the vector adder and the result (output) of the adder are the consecutive elements of V4. Evidently, there is **no dependence** between consecutive instructions.

### The CRAY X-MP/Model 24 architecture



· Two identical CPUs, each with a 9:5 ms cycle time.

. The processors share a common main memory

and I/O section.

The control section for each proverser manages the instruction briffers, issues instructions, and controls the flow of information within other sections. Each CPU has its own computation sections


consisting of registers and functional units. The refisters include address registers, scalar registers, and vector registers. Here are 13 pipelined functional units dedicated to performing specific integer and floating point operations.

### The Cray X-MP/Model 24 architecture (contd)

- The communication section includes

  3 clusters of shared registers and
  semaphores used to arbitrate interprocessor
  communication and shared memory.
- . The main memory is shared by the two CPUs. It consists of 4 million words organized into 32 banks. Each word includes 64 date bits and 8 check bits
- · There are between two and four I/O processors included in the system!
  - \* MIOP required in all configurations.
    manages the front-lend
    interpoles and console.
  - \* BIOP handles transfers between main memory and secondary storage devices.
  - \* DIOP manages additional (optional) disk controllers.
  - \*XIOP controls block multiplessor (optional) channels.

## THE CONTROL SECTION of the Gray X-MP



Gray X-MP: Instruction Issue Phase.

· Load and store architecture. Functional units require register operands. Most instructions do not experience a delay due to operand fetches from memory.

· Instructions are either 16 bits (1 parcel) or 32 bits (2 parcels) long.

1- parcel instructions.

· During the instruction fetch the first parcel of an instruction is transferred from the instruction buffer to the NIP (Next Instruction Parcel Register). This process takes one clock cycle.

· On the next clock cycle the parcel is moved to the CIP (Current Instruction Parcel Register) where it is decoded. The instruction is held in the CIP until it can be issued that is, until the processor is ready to execute it.

one clock eycle in the CIP unless there is a conflict because a previously issued instruction is using resources which will be required during the execution of the current instruction. This situation is called a hold condition.


Bray X-MP: Instruction Issue Phase (contd.) Most of the Gray X-MP instructions are one parcel long. Under optimal conditions, each 1-parcel instruction will spend one clock cycle in the NIP and one clock cycle in the CIP. These operations can overlap so that the next instruction can be brought to the NIP on the same cycle as the previous instruction is brought to the CIP. This works as long as the next instruction is in the current instruction buffer and there are no branches. Under these optimal circumstances, an instruction issues on each clock cycle.

Branches: When a branch instruction reaches the CIP, it starp there until the instruction completes. No succeeding instructions can be issued until the branch is determined. Thus branch instructions spend their entire instruction cycle in the issue phase and no time in the execution phase.

2-parcel instructions

Two-paral instructions spend a minimum of two clock cycles in the CIP. In the cycle in which the first paral moves from the NIP to the CIP, the second paral is transferred from the instruction briffer to the LIP. The NIP is then filled inthe a zero (no operation) so that the provessor does not issue an instruction on the next cycle.

### SCALAR SECTION of the Gray X-MP



# Gray X-MP: Scalar Section [contd-] Scalar output operands are reserved

instruction	1	2	3	4	5	16	7	8	9	0	1
1	Î	E	E	E							
2				I	E	E	E				
3							1	E	E	E	
4								I	E	E	E

Instruction 2 cannot issue until instruction 1 completes because 51 has already been reserved by instruction 1.

Instruction 3 cannot issue until instruction 2 completes because SI has been reserved. However, instruction 4 can issue on the clock cycle after instruction 3 issues because SI is not reserved by instruction 3.

### Gray X-MP: Scalar Section [contd]

The pipeline may delay instructions because of different execution times


Line Instruction Description

1 S1 S1, S2 < A2 Shift (51, S2) left into S1 by A2 places.

2 S3 S3 < 8 Shift S3 left 8 places.

instruction	1	2	3	4	5
1	I	£	E	E	
2			I	E	£

Instruction I takes 3 clock cycles to execute while instruction 2 takes 2 clock cycles to execute. Both instructions are performed by the Same functional unit. If instruction 2 issued at clock cycle 2, the results of both instructions would be available at clock cycle 4. Additional hardware would be required to handle multiple results produced by a single functional unit in the same clock cycle. For this reason, a one word shift is held for one clock cycle when it immediately follows a double word shift. A similar situation occurs when a leading zero count immediately follows a population or parity count in the scalar pop/parity unit.



### The address section of the Gray X-MP

- · Address registers (AO.. A7) -> 8 24-bit registers

  They hold addresses referenced in memory operations.

  Also used as index registers and for short integer computations.
- · B registers (BO.B77) -> 64 24-lit registers
  Not connected directly to the functional units.
  Used for saving registers during subroutine linkage or for temporary storage of adobresses.


### Addresses on the Gray X-MP:

- · all memory data is stored in words of 64 bits, and word addresses are specified by 22 bits.
- · Instructions take up either 16 bils (one parcel) or 32 bits (two parcels), and parcel addresses are 24-bit wide.
- · A and B register addresses are either interpreted as 22-bit word addresses or as 24-bit parcel addresses depending on the instruction in which they occur.

# Gray X-MP address Section Instructions that use A and B registers (A few examples)

Octal code Ai exp, Ah Read A; from location Ah+exp 10hijkm exp is an immediate value (jkm) 16-61 gp, Ah Ai Store Ai at location Ahtexp 11hijkm Branch to address in Bjk 0050jk J Bjk R exp Branch to address exp=ijkm, 007ijkm after setting B00 to P+2 Ai Bik Set Ai to Bix 024 ijk Bjk Ai Set Bjk to Ai 025 ijk Ai Sj. Copy law 24 lits of Sj into Ai 023ij0 Ai VL Set Ai to VL. 023:01 Ai ZSj Set Ai to leading zero count of Sj. Ai = 64 if j = 0. 027ij0 Ai Aj+AR Set A; to Aj + AR 030ijk Ai Aj \* Ap Set Ai to Aj \* Ap (lar 24 lits only) 032 ijk Ai PSj 026ij0 Set Ai to number of ones in Sj (population county)

### The vector section of the Gray X-MP



### Gray X-MP: Vector Section

- · a vector is defined as a collection of values which are stored in memory locations spaced a fixed distance apart.
- · The spacing of the elements is called the stride of the vector.
- · Parallelism and computational efficiency are achieved in a vector processor when a significant portion of a program's data can be mapped into vectors.

  The same operations can be performed on all of the elements of a vector

on all of the elements of a vector with results becoming available on consecutive clock cycles.

Oray X-MP! Basic operation of the Vector Section

· Each processor of the Gray X-MP has 8 vector registers, VO... V7. Each register is 64 words long.

Since there are no direct connections from main memory to the vector functional units, all vector withmetic operations are performed through the vector registers.

· A vector is processed by reading its components into the consecutive elements of the vector register starting with element 0 and going through clement VL-). VL is the value of the vector length register when the instruction is issued.

· The source and destination vector · registers and the functional units are reserved during vector operations.

· all of the vector functional units are pipelined. The units are designed to perform the same operation on each element of a vector.

· Once the pipeline of a functional unit is filled the unit will produce a result on every clock cycle.

### Cray X-MP: Basic Operation of the Vector Section [contact]

- · There are three phases of the pipelined operation.
- The first phase is called the setup phase. During this phase the functional unit is set to perform the appropriate operation, and the source and destination routes to the vector registers are established. The setup time for all of the vector functional units is 3 clock cycles.
- The second phase is called the execution phase During each clock cycle in this phase one pair of source elements enters the first stage of the pipeline and the result computed for the previous pair is sent to the next stage.

Vector Functional Unit	No. of Stages
VECTOR ADD (64-bit integer)	3
VECTOR SHIFT (64-bit logical)	3
VECTOR SHIFT (128-bit logical)	4
FULL VECTOR LOGICAL (64- bit logical) SECOND VECTOR LOGICAL (64-bit logical)	2
SECOND VECTOR LOGICAL (64- W logical)	4
VECTOR POP/PARITY	5
FLOATING ADD	6.
FLOATING MULTIPLY	7
RECIPROCAL APPROXIMATION	14

## Cray X-MP: Basic Operation of the Vector Section [contact]

one cycle after the last pair of input elements has entered the pipeline, the functional unid can be used for another operation. Thus the functional unid und be available in 3+VL+1=VL+4 clock cycles. Here VL is the value of the vector length register when the instruction issues.

- The source operands become available immediately after the last pair of input elements has entered the pipeline. Vector source negisters are therefore reserved for VL + 3 clock cycles.
- The third phase of a pipelined operation is the shutdown phase. The shutdown time is the difference between the time when the last individual result emerges from the pipeline and the time when the destination veiled register becomes available for another operation. The shutdown time is 3 clock cycles. So the destination register becomes available in 3+n+(VL-1)+3=n+VL+5 clock cycles where n is the number of stages in the pipeline and VL is the number of component operations to be performed. (Chaining is an exception to this rule.)

# Cray X-MP: VECTOR OPERATEONS (contd) Example 1: Diming for a simple vector operation.

Line	In	struction	Description
1	AI	53	Set register AI to 53
2	VL	Al	Set the length of the vector to 53
3	V4	V2+V3	Set register AI to 53 Set the length of the vector to 53 Perform the addition

Setup time	- 3 aydes
Vector integer adder is a 3-stage pipeline	
Time required to compute first result	3 cycles
First result emerges after 5+ 5=	6 cycles
Time required to compute remaining 52 results	52 cycles
Shortdown lime	- 3 cycles
Destination register V4 will be available	
after 6+52+3=	61 cycles
111 = 1	
the functional unit, i.e. adder	
The functional unit, i.e, adder can be reused after VL+ 4=	57 cycles
The veda Rome registers 12 and 13	
The vector some registers 12 and 13 are reserved for VL + 3 =	56 cycles

### Gray X-MP: VECTOR OPERATIONS [contd.]

#### Example 20 : No source reservation conflict

Line	Ins	truction	Description
1	AI	10	Set AI to 10
2	VL	Al	Set the vector length to 10
3	V4	V3+FV2	Let V4 to Hosting ALL al V3 a-1V2
4	V6	V5*FV7	Let V4 to floating sum of V3 and V2 Let V6 to floating product of V5 and V7

ionstruction	1	2	3	4	5	6	7	8	9	0	,	2	3	9	Н	6	7	8	-	20		le	b	4	5	6
. 1	1	E							ı		Ī		Ī	Ï	Ì	Ī		Ì	r		Ī			۲		Š
2		1	E	1	Ī				Ī				Ī		Ī	Ī		Ī	Ī					Ī		Ī
3	T	T	I	Ē	•	C	E	c	ε	E	E	E	£	E	6	É	e	6	£	6	E	E	£	E		Ī
4				Ī	E	C	£	E	E	E	E	E	18.0	É	E	E	E	E	E	E	É		E	Ê	E	E

Example 2(b): Source reservation results in a conflict

Line Instruction Description

1 A1 10 Fet A1 to 10

2 VL A1 Set the vector length to 10

3 V4 V3+FV2 Set V4 to floating sum of V3 and V2

4 V6 V3\*FV7 Set V6 to floating product of V3 and V7

instruction	1	2	7	4	1	17	9	19	10	,	2	3	9	5	6	b	8	9	20		1	4	U	5	5	7/8	1	30	1	12	1	4	5	6	,	P
. 1	I	E		I													200																			
2		I	10	T	T												ı							I	I											
3	П	ı		3	ŧ	£	6	€	(6)	£	£	£	£	E	6	6		6	E		E	3	E													
4	П	1	T	T	T		Ī	Ī	Ĩ	1					I	6	E	E	E	£	E	E	16	É	E	E	£	E	ć	E	3	E	E	E	E	1

V3 is reserved by instruction 3 for VL+3 cycles, 1+, 13 cycles [4.16]

### Cray X-MP: VECTOR CHAINING.

Line	Inst	truction	Description
1	AI	10	Set Al to 10
2	VL	Al	Set the vector length to 10
3	V4	V3+FV2	Set V4 to floating rum of V3 and V2
4	V5	V4x FV	7 Set V5 to floating rum of V3 and V2. 7 Set V5 to floating product of V4 and VI

In chaining, the results produced by one operation can be used as input to a succeeding operation before the first instruction has completed. That is the component results from the first instruction are used by the second instruction as they are produced.

with chaining a value which emerges from the pipeline may be used by a waiting operation 2 cycles after it is produced. This is in contrast to unchained operations where the destination register cannot be accessed until 3 cycles after the last component computation is complete.

instruction	١.	1	1	1	J.	1		4	8		0		1,	<b> </b>	1	L	L	<u>_</u>	0	ا	0	17		9			6	7		17	9	. 1	,	d
- Constitution	I	E	f	Ť	Ť	1	1	7	-	7	Ĭ	-	٤	۲	7	ľ	1	-	9		0	-	-	2	Z		9	4		7	_	H	1	1
2	f	I	1	t	t	t	t	1	1				r							Ī			i						i	i		Ħ	1	1
3	T	t	I	Ų	5	ļ	į		6	E	E	ε	Ε	Ε	E	Ε	E	E	E	2	£	E	E	E	E				Ī		Ī	T	1	1
4		T	I	1	3	3		S	H		H	N	H	Ä	H	E	£	E	É	£	É	E	E	£	E	E	£	E	E	E	E	£	E	炸

first result of line 3 & V line 4 begins chained execution first result of line 4: