OpenCache: An Open-Source OpenRAM Based Cache Generator

Eren Dogan
Ozyegin University

Prof. H. Fatih Ugurdag
Ozyegin University

Prof. Matthew Guthaus
UC Santa Cruz

What is OpenCache?

A custom cache generator



Written in Python 3.6

Built on top of OpenRAM





Why OpenCache?

- No other free and open-source custom cache generators
 - Some chip generators have built-in cache generators

- Caches are important for CPU performance
- Ease of designing custom caches
- Efficient memory design, thanks to OpenRAM

Dependencies

- Python 3.6+
- OpenRAM 1.1.17 (or later)
- nMigen 0.2 (or later)
- Verification
 - FuseSoC 1.12 (or later)
 - Yosys 0.9 (or later)
 - Icarus Verilog 10.3 (or later)










How does it work?




Options

- Memory options
 - Total size
 - Address size
 - Word size
 - Words per line
 - Write size
 - Data hazard
- Cache type
 - Instruction (WIP)
 - Data
- Associativities
 - Direct-mapped
 - N-way Set Associative

- Replacement policies
 - First In First Out (FIFO)
 - Least Recently Used (LRU)
 - Random
- Write policies
 - Write-back
 - Write-through (WIP)
- Verification options
 - simulate
 - synthesize

Ports



Conclusion

- github.com/VLSIDA/OpenCache
- Still under development
- Implement missing features
 - Write-through, instruction cache
 - Multi-level cache
 - Multi-port, out-of-order
- More replacement policies (?)
 - PLRU, LIFO, LFU, Clock-Pro, etc.



Acknowledgements

- Prof. Matthew Guthaus
- Prof. H. Fatih Ugurdag

References

- P. Yiannacouras and J. Rose, "A Parameterized Automatic Cache Generator for FPGAs," Proceedings of the International Conference on FieldProgrammable Technology (FPT), pp. 324-327, 2003.
- B. E. S. Akgul and V. J. Mooney, "PARLAK: Parametrized Lock Cache Generator," Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 1138-1139, 2003.
- M. R. Guthaus, J. E. Stine, S. Ataei, B. Chen, B. Wu, and M. Sarwar, "OpenRAM: An Open-Source Memory Compiler," Proceedings of the International Conference on Computer-Aided Design (ICCAD), pp. 1-6, 2016.
- M. R. Guthaus, "OpenRAM," GitHub. [Online]. Available: https://github.com/VLSIDA/OpenRAM. [Accessed: 29-Aug-2021].
- "nMigen," GitHub. [Online]. Available: https://github.com/nmigen/nmigen. [Accessed: 29-Aug-2021].
- "OpenCache," GitHub. [Online]. Available: https://github.com/VLSIDA/OpenCache. [Accessed: 29-Aug-2021].
- O. Kindgren, "FuseSoC," GitHub. [Online]. Available: https://github.com/olofk/fusesoc. [Accessed: 29-Aug-2021].
- S. Williams, "Icarus Verilog," GitHub. [Online]. Available: https://github.com/steveicarus/iverilog. [Accessed: 29-Aug 2021].
- C. X. Wolf, "Yosys," GitHub. [Online]. Available: https://github.com/YosysHQ/yosys. [Accessed: 29-Aug-2021].