CFU Playground



Build your own ML Processor using Open Source and FPGAs

WOSET -- Workshop on Open Source EDA Technologies Autumn, 2021 Tim Callahan, <u>tcal@google.com</u> Tim Ansell, Joey Bushagour, Alan Green, Dan Callaghan, David Lattimore


Disclaimer: NOT an official Google project

It's on GitHub: Fork it, fix it, send a PR!

The CFU Playground


For HW & SW engineers building

- fast, low-power ML accelerators
- on a completely open stack
- with FPGAs
- with quick design iterations




USB Port


CFU Playground -- some of the tested boards



CFU Playground System Architecture



Hardware Flow



Open Source Showcase!

ML library
 TensorFlow
 open source

CPU ISA
 RISC-V
 open

CPU design
 VexRiscv
 -- open source

• FPGA SoC/IP LiteX -- open source

• FPGA synth/PnR SymbiFlow, Yosys, -- open source

Nextpnr, VPR

FPGA vendor tools can be used if you wish

Python HW gen Migen, nMigen -- open source

Simulation
 Renode, Verilator -- open source

The only proprietary component is the FPGA itself

Benefits of Open Source

- No licensing fees, contracts, EULAs
- No vendor lock-in
- Transparency -- you can inspect all of the RTL
- Entire flow in-house

CFU Playground Uses


- Deploy a soft CPU+CFU for tinyML
 - Updates include new ML model, software, and CPU+CFU
 - Lower risk than many alternatives
- Prototype a custom RISC-V-based ASIC
- Learn about ML software, hardware, and performance
- Research new ML approaches
 - while co-designing the hardware to support it


CFU Basics


00390C33

add x24,x4,x7


$$# x24 = x4 + x7$$









0000000	00111	00100	000	11000	0110011
					opcode
					ALU




0000000	00111	00100	000	11000	0110011
funct7	rs2	rs1	funct3	rd	opcode
ADD	x7	x4	ADD	x24	ALU




0000000	00111	00100	000	11000	0110011
funct7	rs2	rs1	funct3	rd	opcode
ADD	x7	x4	ADD	x24	ALU




0000000	00111	00100	000	11000	0110011
funct7	rs2	rs1	funct3	rd	opcode
ADD	x7	x4	ADD	x24	ALU




0000000	00111	00100	000	11000	0110011
funct7	rs2	rs1	funct3	rd	opcode
ADD	x7	x4	ADD	x24	ALU




0000000	00111	00100	000	11000	0110011
funct7	rs2	rs1	funct3	rd	opcode
ADD	x7	x4	ADD	x24	ALU




0000000	00111	00100	000	11000	0001011
					opcode




0000000	00111	00100	000	11000	0001011
					opcode
					CUSTOM




0000000	00111	00100	000	11000	0001011
funct7	rs2	rs1	funct3	rd	opcode
ор	x7	x4	ор	x24	CUSTOM



0000000	00111	00100	000	11000	0001011
funct7	rs2	rs1	funct3	rd	opcode
ор	x7	x4	ор	x24	CUSTOM



0000000	00111	00100	000	11000	0001011
funct7	rs2	rs1	funct3	rd	opcode
ор	x7	x4	ор	x24	CUSTOM



0000000	00111	00100	000	11000	0001011
funct7	rs2	rs1	funct3	rd	opcode
ор	x7	x4	ор	x24	CUSTOM

Using CFU ops from C++

cfu_op macro expands to GCC inline asm

```
rslt = cfu_op(funct3, funct7, op1, op2);


Compile-time constants

C/C++ variables / expressions
```


```
t1 = *x;
t2 = cfu_op(0, 0, t1, b);
t3 = cfu_op(1, 0, t2, b);
*x = t3;
```

```
400001a0:00812783lwa5,8(sp)400001a4:00d7878bcfu[0,0]a5, a5, a3400001a8:00d7978bcfu[0,1]a5, a5, a3400001ac:00f12423swa5,8(sp)
```

A model is a series of operations



A model is a series of operations



2D Convolution

Loops nested 7(!) levels

Inner loop is simple

- fetches input
 - fetches filter
- acc += X * (Y+Z)

for (int out_x = 0; out_x < output_width; ++out_x) {</pre> const int in_x_origin = (out_x * stride_width) - pad_width; for (int out_channel = 0; out_channel < output_depth; ++out_channel) {</pre> $int32_t acc = 0$: for (int filter_v = 0; filter_v < filter_height; ++filter_v) {</pre> const int in_y = in_y_origin + dilation_height_factor * filter_y; for (int filter_x = 0; filter_x < filter_width; ++filter_x) {</pre> const int in_x = in_x_origin + dilation_width_factor * filter_x; <... snip ...> for (int in_channel = 0; in_channel < input_depth; ++in_channel) {</pre> int32_t input_val = input_data[<mark>Offset</mark>(input_shape, batch, in_y, in_x, in_channel)]; int32_t filter_val = filter_data[Offset() filter_shape. out_channel, filter_y, filter_x, in_channel)]; acc += filter_val * (input_val + input_offset); if (bias_data) { acc += bias_data[out_channel]; acc = MultiplyByQuantizedMultiplier(acc, output_multiplier[out_channel], output_shift[out_channel]); acc += output_offset: acc = std::max(acc, output_activation_min);

output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =

for (int batch = 0; batch < batches; ++batch) {</pre>

for (int out_y = 0; out_y < output_height; ++out_y) {</pre>

acc = std::min(acc, output_activation_max);

static_cast<int8_t>(acc);

const int in_v_origin = (out_v * stride_height) - pad_height;

2D Convolution

Running an ML model is

acc += X * (Y+Z)


... many times

```
for (int out_y = 0; out_y < output_height; ++out_y) {</pre>
   const int in_y_origin = (out_y * stride_height) - pad_height;
   for (int out_x = 0; out_x < output_width; ++out_x) {</pre>
     const int in_x_origin = (out_x * stride_width) - pad_width;
     for (int out_channel = 0; out_channel < output_depth; ++out_channel) {</pre>
       int32_t acc = 0:
       for (int filter_v = 0: filter_v < filter_height: ++filter_v) {</pre>
         const int in_y = in_y_origin + dilation_height_factor * filter_y;
         for (int filter_x = 0; filter_x < filter_width; ++filter_x) {</pre>
           const int in_x = in_x_origin + dilation_width_factor * filter_x;
                <... snip ...>
           for (int in_channel = 0; in_channel < input_depth; ++in_channel) {</pre>
             int32_t input_val = input_data[<mark>Offset(input_shape, batch, in_y,</mark>
                                                     in_x, in_channel)];
             int32_t filter_val = filter_data[Offset(
                  filter_shape, out_channel, filter_y, filter_x, in_channel)];
             acc += filter_val * (input_val + input_offset);
       if (bias_data) {
         acc += bias_data[out_channel];
       acc = MultiplyByQuantizedMultiplier(
           acc, output_multiplier[out_channel], output_shift[out_channel]);
       acc += output_offset:
       acc = std::max(acc, output_activation_min);
       acc = std::min(acc, output_activation_max);
       output_data[Offset(output_shape, batch, out_y, out_x. out_channel)] =
           static_cast<int8_t>(acc);
```

for (int batch = 0; batch < batches; ++batch) {</pre>


Typical CFU evolution

acc += filter_val * (input_val + input_offset)




Typical CFU evolution

acc += filter_val * (input_val + input_offset)



Exploit SIMD



CFU Playground Build

...then interact with the software running on the board

DEMO

Simulation / Debug

- Renode + Verilator
 - Recent work by <u>Antmicro</u>
 - Can accurately model a board you don't have
 - ISA simulation of the RISC-V
 - Fast
 - Can attach GDB
 - Verilog-level simulation of the CFU using Verilator plugin
 - Can capture waveforms
 - Not cycle accurate

How to Have Fun with CFU-Playground

Try the tutorials: <u>cfu-playground.readthedocs.io</u>

Get the source: github.com/google/CFU-Playground

Send bugs and patches

Contact us!

- mail (<u>tcal@google.com</u>)
- we hang out on #litex and #symbiflow at libera.chat
- raise an issue at github.com/google/CFU-Playground

Contribute!

- Try a new FPGA board
- File issues (including documentation)
- Add a demo
- Add a new TFLite model
- Design your own CFU for ML or non-ML!

End

FAQ

- Can I run a demo?
 - We didn't emphasize interactive demos. Here we're focused on performance and easy development. But, it should be straightforward to export your CFU + modified TFLM code to a demo.
- Isn't the CPU the bottleneck? Can I add DMA?
 - Yes, not currently, but we're thinking about it.
- Can I use my specific FPGA board?
 - It will be easy if it's a LiteX-supported board. If it is, just try it by adding TARGET=

 board_name>. If it isn't a LiteX-supported board, start by adding it to LiteX at github.com/litex-hub/litex-boards.

FAQ

- Do I need to use VexRiscv?
 - Currently VexRiscv is the only soft CPU that has this specific CFU interface. We would love to work with other CPU core authors to add the CFU interface to their CPUs.
- Do you support I-format instructions?
 - It is moderately easy to rebuild the VexRiscv to support I-format instructions. We had support for them, but weren't using them, and observed that supporting them made it more difficult to meet timing constraints, so currently the VexRiscv being used does not support I-format CFU instructions.