


Open-Source Formal Verification for Chisel

Kevin Laeufer <laeufer@berkeley.edu>, Koushik Sen, Jonathan Bachrach



Chisel Introduction






- Hardware Construction Language Embedded in Scala
- Allows you to write a Scala program that generates the description of a synchronous digital circuit
- Similar to a perl script that generates Verilog, but much better error reporting, auto-complete and well defined semantics
- not HLS, every state element is explicitly created by the designer



```
class Inverter extends Module {
val in = IO(Input(Bool()))
 val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```





```
class Inverter extends Module
val in = IO(Input(Bool()))
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```





Chisel module

signal type

```
class Inverter extends Module 🖊
val in = IO(Input(Bool()))
 val out = IO(Output(Bool()))
 val hold = IO(Input(Bool()))
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```





```
class Inverter extends Module #
val in = IO(Input(Bool())
 val out = IO(Output(Bool()))
 val hold = IO(Input(Bool()))
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```



Chisel module

signal type


signal direction



```
signal type
class Inverter extends Module #
 val in = IO(Input(Bool()))
                                          signal direction
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
                                          signal is a port
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```







```
signal type
class Inverter extends Module 🖈
 val in = IO(Input(Bool()))
                                           signal direction
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
                                           signal is a port
                                           register with undefined reset value
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```





```
signal type
class Inverter extends Module
 val in = IO(Input(Bool()))
                                           signal direction
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
                                           signal is a port
                                            register with undefined reset value
 val delay = Reg(Bool())
 when (!hold)
                                           condition
   delay := !in
 out := delay
```





```
signal type
class Inverter extends Module
 val in = IO(Input(Bool()))
                                            signal direction
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
                                            signal is a port
                                            register with undefined reset value
 val delay = Reg(Bool())
 when(!hold)
                                            condition
   delay := !in ◀
                                                      assign next state
 out := delay
```





```
signal type
class Inverter extends Module
 val in = IO(Input(Bool()))
                                            signal direction
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
                                            signal is a port
                                            register with undefined reset value
 val delay = Reg(Bool())
 when(!hold)
                                            condition
   delay := !in ◀
                                                      assign next state
 out := delay ◀
                                            assign output
```



```
class Inverter extends Module {
  val io = IO(new InverterIO)

  val delay = Reg(Bool())
  when(!io.hold) {
    delay := !io.in
  }
  io.out := delay
}
```





```
class Inverter(ignoreHold: Boolean) extends Module {
  val io = IO(new InverterIO)

  val delay = Reg(Bool())
  when(!io.hold) {
    delay := !io.in
  }
  io.out := delay
}
```





```
class Inverter(ignoreHold: Boolean) extends Module {
  val io = IO(new InverterIO)

  val delay = Reg(Bool())
  when(!io.hold) {
    delay := !io.in
  }
  io.out := delay
}
```





```
class Inverter(ignoreHold: Boolean) extends Module {
val io = IO(new InverterIO)
 val delay = Reg(Bool())
  if(ignoreHold) {
   delay := !in
  } else {
   when(!hold) {
     delay := !in
 io.out := delay
```





```
class Inverter (ignoreHold: Boolean) extends Module
 val io = IO(new InverterIO)
 val delay = Reg(Bool())
                                 Scala if/else is evaluated
  if(ignoreHold) {
                                 at generator runtime!
   delay := !in
  } else {
   when(!hold)
     delay := !in
 io.out := delay
```





```
class Inverter (ignoreHold: Boolean) extends Module
 val io = IO(new InverterIO)
 val delay = Reg(Bool())
                                   Scala if/else is evaluated
  if(ignoreHold) {
                                   at generator runtime!
   delay := !in
  } else {
   when(!hold)
                                   Chisel when becomes part
     delay := !in
                                   of the circuit!
 io.out := delay
```





```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
  delay := !in
out := delay
```





```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
```







```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when (past (hold))
```

one cycle after hold was asserted





```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(past(hold))
  assert(stable(out))
```

one cycle after hold was asserted

the delay register should not have changed





```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(past(hold)) {
 assert(stable(out))
 }.otherwise {
  assert(out === !past(in))
```

otherwise we expect the output to be the inverse of the previous input





check for 10 cycles after reset



```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester with Formal {
 behavior of "Inverter"
 it should "invert" in {
    verify (new Inverter,
             Seg(BoundedCheck(10)))

→ 
→ 
→ 
→ 
→ 
→ 
→ 
→ 
→ 

Tests passed: 1 of 1 test – 2 sec 886 ms

                     Y Y Test Results
                                    2 sec 886 ms
                                             Testing started at 5:06 PM ...
```





```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester with Formal {
 behavior of "Inverter"
 it should "invert" in {
   verify (new Inverter,
            Seg(BoundedCheck(10)))
                                ₹ ↑ ↓ » ✓ Tests passed: 1 of 1 test – 2 sec 886 ms
                    Y Y Test Results
                                  2 sec 886 ms
                                          Testing started at 5:06 PM ...
```


Same IDE Integration as Test Benches



Formal Verification: Behind the Scenes
















```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```



```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```



Try it out yourself! https://scastie.scala-lang.org/SYu5jcy3Qe63NXikLfgexA



```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```



Try it out yourself! https://scastie.scala-lang.org/SYu5jcy3Qe63NXikLfgexA




```
; BTOR description generated by firrtl 1.5.0-RC1 for module
Inverter.
1 sort bitvec 1
2 input 1 reset
3 input 1 in
4 input 1 hold
5 state 1 delay ; @[main.scala 15:17]
6 zero 1
7 eq 1 4 6 ; @[main.scala 16:7]
8 zero 1
9 eq 1 3 8 ; @[main.scala 17:13]
10 ite 1 7 9 5 ; @[main.scala 16:14 17:10 15:17]
11 output 5 ; out @[main.scala 19:6]
 ; delay.next
-12 next 1 5 10
```

Try it out yourself! https://scastie.scala-lang.org/SYu5jcy3Qe63NXikLfgexA









Arbitrary Values

```
class AIs(value: Int) extends Module {
  val a = Wire(UInt(2.W))
  a := DontCare
  assert(a === value.U)
}
```





```
class AIs(value: Int) extends Module {
  val a = Wire(UInt(2.W))
  a := DontCare
  assert(a === value.U)
}
```

```
verify(new AIs(1), Seq(BoundedCheck(2)))
verify(new AIs(2), Seq(BoundedCheck(2)))
verify(new AIs(3), Seq(BoundedCheck(2)))
verify(new AIs(0), Seq(BoundedCheck(2)))
```





```
class AIs(value: Int) extends Module {
  val a = Wire(UInt(2.W))
  a := DontCare
  assert(a === value.U)
}
```

```
verify(new AIs(1), Seq(BoundedCheck(2))) X
verify(new AIs(2), Seq(BoundedCheck(2))) X
verify(new AIs(3), Seq(BoundedCheck(2))) X
verify(new AIs(0), Seq(BoundedCheck(2)))
```





```
class AIs(value: Int) extends Module {
  val a = Wire(UInt(2.W))
  a := DontCare 
  assert(a === value.U)
}
```

by default firrtl simplifies a to 0

```
verify(new AIs(1), Seq(BoundedCheck(2))) X
verify(new AIs(2), Seq(BoundedCheck(2))) X
verify(new AIs(3), Seq(BoundedCheck(2))) X
verify(new AIs(0), Seq(BoundedCheck(2)))
```



```
class AIs(value: Int) extends Module {
  val a = Wire(UInt(2.W))
  a := DontCare
  assert(a === value.U)
}
```

```
verify(new AIs(1), Seq(BoundedCheck(2)))
verify(new AIs(2), Seq(BoundedCheck(2)))
verify(new AIs(3), Seq(BoundedCheck(2)))
verify(new AIs(0), Seq(BoundedCheck(2)))
```



```
Invalid to Random
```

```
rand a_invalid : UInt<2>
assert(clock,
  eq(a_invalid, UInt(0)),
  not(reset), "")
```




```
class AIs(value: Int) extends Module {
  val a = Wire(UInt(2.W))
  a := DontCare
  assert(a === value.U)
```

```
verify(new AIs(1), Seq(BoundedCheck(2))) X
verify(new AIs(2), Seq(BoundedCheck(2))) X
verify(new AIs(3), Seq(BoundedCheck(2))) X
verify(new AIs(0), Seq(BoundedCheck(2))) X
```



Invalid to Random

```
rand a_invalid : UInt<2>
assert(clock,
  eq(a_invalid, UInt(0)),
  not(reset), "")
```




Memory Behavior

- A similar approach is used to model arbitrary values in memories
- Example: read data when read enable is false






























```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(past(hold)) {
  assert(stable(out))
 }.otherwise {
  assert(out === !past(in))
```





```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(RegNext(hold)) {
  assert(stable(out))
 }.otherwise {
  assert(out === !past(in))
```





```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(RegNext(hold)) {
  assert(stable(out))
 }.otherwise {
  assert(out === !RegNext(in))
```





```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(RegNext(hold)) {
  assert(out === RegNext(out))
 }.otherwise {
  assert(out === !RegNext(in))
```





Formal Verification Example

```
InverterTest.Inverter should fail a bounded check w... >
Run:
     Test Results

✓ ● InverterTest

                            Assertion failed
                               at Inverter.scala:41 assert(out === RegNext(in))

→ ● Inverter

         should fail a bounded ch
  [...]
  when(RegNext(hold)) {
   assert(out === RegNext(out))
  }.otherwise {
   assert(out === !RegNext(in))
```



Formal Verification Example

```
InverterTest.Inverter should fail a bounded check w... ×
Run:
     ② ↓ ↓ ↓ □ Ξ 🛨 ↑ ↓ » 🕕 Tests failed: 1 of 1 test
  Assertion failed
                                at Inverter.scala:41 assert(out === RegNext(in))

→ ● Inverter


          should fail a bounded ch
    > gtkwave test run dir/Inverter should invert/Inverter.vcd
   assert(out === !RegNext(in))
```

Formal Verification Example

```
Waves
         Signals
class
         Time
 val
          clock=1
          reset =0
 val
           hold =0
 val
         inPast=0
            in = 0
            out =1
 val
          out stays at zero because
               reset is active
 when(RegNext(hold)) {
  assert(out === ReqNext(out))
 }.otherwise {
  assert(out === !RegNext(in))
```









We can solve this issue by delaying the temporal assertion until 1 cycle after reset!



```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(past(hold)) {
  assert(stable(out))
 }.otherwise {
  assert(out === !past(in))
```





Kevin Laeufer kevin Laeufer kevin Laeufer



- New formal backend to firrtl
- Accurate modelling of arbitrary values
- Safe and simple temporal assertions
- Easy verification setup and counterexample replay from a Scala unit test
- Scala embedding + firrtl compiler → prototype you formal apps!

Please join the community!

https://github.com/chipsalliance/chisel3

https://gitter.im/freechipsproject/chisel3

Try out all our examples:

https://github.com/ekiwi/open-source -formal-verification-for-chisel