UHDM

Universal Hardware Data Model

github.com/alainmarcel/UHDM

Interface in between parsers (SureLog...) and tools


For every SystemVerilog Object in the IEEE 1800-2017 Object Model, this tool creates:


- a C++ class,
- corresponding VPI access (vpi_iterate, vpi_get, vpi_handle...)
- Serialization using Cap'n Proto mechanism
- Walker (Decompiler) producing human readable output
- Listener Design Pattern
- Optional Elaborator/Uniquification (pre or post serialization)

How?


- The Object Model is captured in YAML-like form
- A script generates all the code automatically.
- In-memory data model is read/write even after deserialization


This material resulted (in part) from work supported by Google. The content is solely the responsibility of the authors and does not necessarily represent the official views of Google.






All objects have a type field matching their name by default (camelization), but model writer can override





Named Group (think void*)

- group_def: instance_item
 - obj_ref: program
 - obj_ref: program_array
 - class_ref: task_func
 - class ref: net
 - class ref: array net
 - class ref: variables
 - obj ref: logic var
 - obj ref: array var
 - obj_ref: array_var
 - obj_ref: named_event
 - obj_ref: named_event_array
 - class_ref: parameters
 - obj_ref: spec_param
- class_ref: assertion
- class_ref: typespec
- class_ref: class_defn



UHDM APIs

Populate UHDM:

```
design* d = s.MakeDesign();
 d->VpiName("design1");
 // Module definition M1 (non elaborated)
 module* m1 = s.MakeModule();
  m1->VpiDefName("M1");
  m1->VpiParent(d);
  m1->VpiFile("fake1.sv");
  m1->VpiLineNo(10);
VPI:
unsigned int objectType = vpi_get(vpiType, obj_h);
if (objectType == vpiModule) {
  if (const int n = vpi_get(vpiTopModule, obj_h)) ...
```

vpiHandle itr = vpi_iterate(vpiPort,obj_h);

while (vpiHandle obj = vpi scan(itr)) {

release_handle(obj);

std::vector<vpiHandle> build designs (Serializer& s) {

std::vector<vpiHandle> designs;

Main:

```
Serializer serializer;
const std::vector<vpiHandle>& designs = build_designs(serializer);


cout << "DUMP Design content (Pre elab):\n";
visit_designs(designs);

ElaboratorListener* listener = new ElaboratorListener(&serializer, true);
listen_designs(designs,listener);

MyVpiListener* listener = new MyVpiListener();
listen_designs(designs,listener);
```

Custom Listener:

UHDM in the Compiler flow



SureLog

First parser supporting UHDM database: SureLog


SystemVerilog Parser + Preprocessor github.com/alainmarcel/Surelog

Written in C++

ANTLR with multithreading + incremental (persistent ASTs)

Semantic checks, Datatype binding, Design & UVM Elaboration, Python API, UHDM on-disk compiled output

SureLog Architecture



SureLog AST and UHDM dump example


```
Test:
module top(input a);
endmodule
AST:
n<> u<0> t<Null_rule> p<14> s<13> l<1>
n<> u<1> t<Module_keyword> p<10> s<2> l<1>
n<top> u<2> t<StringConst> p<10> s<9> l<1>
n<> u<3> t<PortDir_Inp> p<6> s<5> l<1>
n<> u<4> t<Data_type_or_implicit> p<5> l<1>
n<> u<5> t<Net_port_type> p<6> c<4> l<1>
n<> u<6> t<Net_port_header> p<8> c<3> s<7> l<1>
n<a> u<7> t<StringConst> p<8> 1<1>
n<> u<8> t<Ansi_port_declaration> p<9> c<6> l<1>
n<> u<9> t<List_of_port_declarations> p<10> c<8> l<1>
n<> u<10> t<Module_ansi_header> p<11> c<1> l<1>
n<> u<11> t<Module_declaration> p<12> c<10> l<1>
n<> u<12> t<Description> p<13> c<11> l<1>
n<> u<13> t<Source_text> p<14> c<12> l<1>
n<> u<14> t<Top_level_rule> l<1>
```

```
UHDM dump:
|uhdmtopModules:
\_module: work@top (work@top) tests/ScratchPad.sv:1:
  |vpiDefName:work@top
  |vpiName:work@top
  lvpiPort:
  \_port: (a), line:1, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj:
      lvpiActual:
      \_logic_net: (work@top.a), line:1, parent:work@top
        lvpiName:a
        |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (work@top.a), line:1, parent:work@top
```

UHDM-Yosys

https://github.com/alainmarcel/uhdm-integration


https://github.com/antmicro/yosys/tree/uhdm-yosys



UHDM-Verilator

https://github.com/alainmarcel/uhdm-integration

https://github.com/antmicro/verilator/tree/uhdm-verilator



UHDM-Verilator

https://github.com/alainmarcel/uhdm-integration

https://github.com/antmicro/verilator/tree/uhdm-verilator

VPI diagram vpiExpr pattern expr

Frontend walks the design tree (based on vpi_visitor example in UHDM)

stmt

- Functions provided for retrieving one-to-many, one-to-one relations
- UHDM AST is translated into Verilog AST, replacing Verilator parser
- The rest of Verilator flow is not modified
- Same idea for Yosys

Verilator UHDM frontend

```
case vpiCaseItem: {
        AstNode* expressionNode = nullptr;
        visit_one_to_many({vpiExpr}, obj_h, visited, top_nodes,
            [&](AstNode* item){
              if (item) {
                if (expressionNode == nullptr) {
                  expressionNode = item;
                } else {
                  expressionNode->addNextNull(item);
            });
        AstNode* bodyNode = nullptr;
        visit_one_to_one({vpiStmt}, obj_h, visited, top_nodes,
            [&](AstNode* node){
              bodyNode = node;
            });
        return new AstCaseItem(new FileLine("uhdm"),
                               expressionNode,
                               bodyNode);
```

UHDM, Yosys, Verilator Coverage

Overall Coverage: 97.3%

```
Cov: 31.4% ../src/lowrisc prim diff decode 0/rtl/prim diff decode.sv

Cov: 36.1% ../src/lowrisc ip aes 0.6/rtl/aes sbox.sv

Cov: 42.1% ../src/lowrisc ibex ibex core 0.1/rtl/ibex alu.sv

../src/lowrisc prim all 0.1/rtl/prim present.sv

Cov: 53.6% ../src/lowrisc prim generic rom 0/rtl/prim generic rom.sv

../src/lowrisc ip padctrl component 0.1/rtl/padring.sv

Cov: 59.6% ../src/lowrisc ibex ibex icache 0.1/rtl/ibex icache.sv

Cov: 60% ../src/lowrisc prim xilinx clock mux2 0/rtl/prim xilinx clock mux2.sv

Cov: 62.5% ../src/lowrisc prim xilinx clock gating 0/rtl/prim xilinx clock gating.sv
```

File level coverage and ranking

Each stage expresses its coverage relatively to the previous stage data structure:

UHDM cov ≈ UHDM nodes / AST nodes (source lines)

Yosys cov ≈ Yosys nodes / UHDM nodes

Verilator cov ≈ Verilator nodes / UHDM nodes

Detailed line coverage

```
260:
261:
       // Dataram
262:
       assign data req ic0 = lookup req ic0 | fill req ic0;
263:
      assign data index ic0 = tag index ic0;
264:
      assign data banks ic0 = tag banks ic0;
265:
       assign data write ic0 = tag write ic0;
266:
267:
       // Append ECC checkbits to write data if required
268:
      if (ICacheECC) begin : gen ecc wdata
269:
270:
        // Tagram ECC
271:
        // Reuse the same ecc encoding module for larger cache sizes by padding with zeros
                              tag ecc input padded;
272:
         logic [21:0]
273:
         logic [27:0] tag ecc output padded;
         logic [22-TAG SIZE:0] tag ecc output unused;
274:
275 .
```

sv-tests

https://symbiflow.github.io/sy-tests/

sv2v zachjs

0/1

306/320

2/6

0/1

1/1

94/306

1/1

1324/1639

0/1

1/1

1/1

0/1

0/1

288/295

3/152

0/26

0/36

195/297

0/3

173/186

sv parser

0/1

314/320

6/6

0/1

1/1

306/306

1/1

1637/1639

1/1

1/1

1/1

0/1

1/1

295/295

39/152

3/3

26/26

2/36

295/297

3/3

184/186

tree sitter verilog

0/1

0/320

0/6

0/1

0/1

191/306

0/1

28/1639

0/1

1/1

0/1

0/1

0/1

272/295

3/152

0/3

0/26

0/36

160/276

0/3

164/186

surelog

0/1

307/320

0/6

0/1

1/1

284/306

1/1

1659/2206

0/1

1/1

1/1

0/1

1/1

294/295

146/163

3/3

26/37

36/36

293/308

3/3

186/186

Search:

uhdmyosys

0/1

68/320

0/6

0/1

0/1

70/306

0/1

79/1639

0/1

1/1

0/1

0/1

0/1

119/295

3/152

0/3

0/26

0/36

67/276

0/3

161/186

verible

0/1

316/320

0/6

1/1

1/1

261/306

1/1

1617/1639

0/1

1/1

0/1

1/1

294/295

132/152

12/26

36/36

271/276

3/3

178/186

verilator

0/1

111/320

0/6

0/1

1/1

89/306

0/1

1481/2206

1/1

0/1

0/1

125/295

14/163

11/37

0/36

224/308

0/3

176/186

yosys

0/1

0/320

0/6

0/1

0/1

44/306

0/1

729/2206

0/1

1/1

0/1

0/1

0/1

286/295

14/163

0/3

11/37

0/36

74/308

0/3

154/186

yosyssy

0/1

164/320

0/6

0/1

0/1

48/306

1/1

730/2206

0/1

1/1

0/1

0/1

286/295

14/163

0/3

11/37

0/36

83/308

0/3

154/186

uhdmverilator

0/1

69/320

0/6

0/1

0/1

70/306

0/1

818/2206

0/1

1/1

0/1

0/1

0/1

113/295

14/163

0/3

11/37

0/36

73/308

0/3

126/186

Test suite to check compliance with the SystemVerilog LRM by chapter as well as some real-world cores and test-cases.	
---	--

slang

0/1

95/320

0/6

0/1

1/1

111/306

0/1

1306/1639

0/1

1/1

0/1

0/1

0/1

121/295

3/152

0/3

0/26

0/36

234/297

0/3

174/186

Tact suite to check compliance with the SystemVerilea		

icarus

0/1

75/320

0/6

0/1

0/1

55/306

0/1

1587/1639

0/1

1/1

0/1

0/1

0/1

121/295

3/152

0/3

0/26

0/36

147/276

0/3

171/186

Ariane RISC-V core ariane

BlackParrot RISC-V core black-parrot

FX68K m68k core fx68k

Ibex RISC-V core ibex

Lowrisc chip with Ibex core earlgrey

Tests imported from ivtest ivtest RSD RISC-V core rsd

SweRV RISC-V core

Taiga RISC-V core

rted from utd-SystemVerilog

Tests imported from UVM

UVM tests using assertions

uvm scoreboard examples

Particular UVM classes

Tests imported from Yosys yosys

Various sanity checks sanity

SCR1 RISC-V core scr1

uvm_agent examples uvm-agents

UVM Prerequisites uvm-req

basejump

hdlconv

assertions

uvm-classes

scoreboards

mported from Basejump STL

imported from hdlConvertor

moore

0/1

88/320

0/6

0/1

0/1

54/306

0/1

405/1639

1/1

0/1

0/1

15/295

3/152

0/3

0/26

0/36

195/297

0/3

51/186

moore parse

0/1

295/320

0/6

0/1

1/1

148/306

0/1

1334/1639

0/1

1/1

0/1

0/1

0/1

292/295

3/152

0/3

0/26

0/36

264/297

0/3

156/186

Test quite to check compliance with the Custom Veriller LDM by chenter on well as some real world cores and test cores

odin

0/1

0/320

0/6

0/1

0/1

9/306

0/1

173/1639

0/1

1/1

0/1

0/1

0/1

103/295

3/152

0/3

0/26

0/36

17/297

0/3

72/186

