

# Power Bus Maximum Voltage Drop in Digital VLSI Circuits\*

G. Bai, S. Bobba and I. N. Hajj

Coordinated Science Lab ECE Dept.

University of Illinois at Urbana-Champaign





## Abstract


This paper presents a new input-independent method for finding the maximum voltage drop of power bus in digital VLSI circuits. The method relies on expressing the voltage at the power bus nodes in terms of gate currents using sensitivity analysis. Circuit timing information and circuit functionality are used to find maximum simultaneous switching and upper bounds on maximum voltage drop at a given node over a clock cycle. The effects of primary inputs (PIs) misalignment and statistical variation in the circuit delays on maximum voltage drop are automatically included in our method. HSPICE exhaustive simulation results on 3 by 3 and 4 by 4 multiplier are used to validate our work.


## 1 Introduction

Voltage drop (or surge) in the power bus (or ground bus) of digital VLSI circuits has become a very important issue in modern digital VLSI circuits design. In today's technology, more and more components are put in smaller and smaller area. This makes voltage drop on metal line a serious problem in high performance digital VLSI circuits. The voltage supply of each gate is not constant any more. The speed, noise margin and driving capability are all degraded due to this problem.

The voltage waveform at each node in the power bus is input dependent, it varies from one input vector pair to another. In order to verify that circuit will perform correctly for all input patterns, we can use the worst-case voltage drop waveforms as the supply voltages instead of a constant value. Then estimate the delay and other performances of the system. So a valid and tight upper bound voltage waveform for each node on power bus should be very attractive to every circuit designer.

However! solving this problem is extremely difficult. Firstly, there are  where 

 However, simulating the circuit for a small set of input signals does not guarantee worst-case voltage drop at the power bus nodes.

In contrast to input-dependent simulation based methods, input-independent fast techniques have been proposed to obtain upper bounds on the 

all gates or modules in the circuit are assumed to draw maximum current at the same time. The DC current value are then applied to the power bus resistive model to compute upper bounds on maximum voltage drop at all the bus nodes. The technique has been applied in power bus design. Such an approach produces very pessimistic estimates of the voltage drop and wasteful power bus design. The main reason is that not all the gates in the design draw their maximum currents at exactly the same instant.

An alternative [13] has been proposed in [14] that apply timing analysis to obtain the time interval, called uncertainty interval, in which a gate could switch. A maximum current envelope of the gate is assumed to flow during its uncertainty interval. These current envelopes are then applied to the bus resistive model to compute a worst-case voltage waveform envelopes at all bus nodes. Such an approach gives tighter bounds compares to [15]

or high to [16] due to functional dependencies in the design.

In [17] the authors use genetic algorithm to derive an estimate of the maximum instantaneous current and the input vector pairs that cause maximum instantaneous total current flows. In [18] they use the same approach to find the input vector pairs that cause maximum average voltage drop of all the cells in the block. [19]

parameters and current waveform of each standard cell are characterized from HSPICE simulation results. We first describe the gate delay model, then the gate current waveform. The delay characterization method we use is based on the ones proposed in [20] 13, [21]

## 2.1 Delay Model

In [22] an analytical solution for the CMOS inverter output response to an input ramp is presented. The propagation delay is expressed as the sum of step response delay, as a function of load capacitance, and inputs slew rate dependent delay. Both dependencies are almost linear. For complex logic gate, the pin-to-pin delay can also be estimated using this approximation. The propagation delay of an LH output event for an input event at pin  $i$  is given by Eq( 1):

$$t_{p,i} = t_{p,i}^{step} + t_{p,i}^{slew} \quad (1)$$

where  $t_{p,i}^{step}$  delay for an LH event at the output of the gate due to an event at input  $i$  respectively. [23] gives a good estimation on pin-to-pin delay as long as the input slew is not too large [24]. This is also supported by HSPICE simulation results. Output HL transition delay parameters can be defined in the same way.

The slew rate is defined as the derivative of the voltage waveform at 50% [25] equals to [26]

$$= \frac{dV}{dt} \quad (2)$$

benchmark circuits on [27] 3V technology. Delay



Figure 1: Current Waveform Parameters

the ground bus. The shape of current waveform depends on the gate's input vector pair. Because we are interested in the worst case voltage drop on the power bus, it is necessary to find the maximum current envelope(MCE) of each gate. The MCE is not an actual current waveform but rather a envelope waveform that bounds all possible gate current waveforms. This model is different from the current waveform model in [1] which is dependent on the input pattern.

We first determine all the input vector pairs that will cause the gate output to have LH transition, then construct MCE through exhaustive simulation of the individual gate. A typical MCE waveform is shown in Fig. 1. Input transition occurs at time 0.  $I_{peak}$  is the MCE peak current value.  $t_{peak}$  is the time instant when  $I_{peak}$  occurs. Threshold current  $I_{th}$  is chosen to determine MCE duration time. At  $t_{th}$  and  $t_{th} + t_{fall}$  MCE equals to  $I_{th}$  the value of  $t_{fall}$  is  $t_{fall} = \frac{I_{peak} - I_{th}}{\alpha}$ . In our work,  $I_{th}$  is chosen as 5% of  $I_{peak}$ . Because the tail of MCE decrease exponentially, we use exponential function to fit MCE instead of triangular waveform. The charge, which is simply the integration of  $I_{MCE}$  can be expressed as:

$$Q = Q_0 + \frac{I_{peak} - I_{th}}{\alpha} (1 - e^{-\alpha t_{peak}}) + \frac{I_{th}}{\alpha} (e^{-\alpha t_{peak}} - e^{-\alpha (t_{peak} + t_{fall})}) \quad (5)$$


$Q_0$  is the charge for intrinsic parasitic capacitance of standard cell. The second term is charge for load capacitance. The third term in the expression is due to short-circuit current. Different inputs have different

$$Q_{sc} = \frac{I_{peak} - I_{th}}{\alpha} (1 - e^{-\alpha t_{peak}}) + \frac{I_{th}}{\alpha} (e^{-\alpha t_{peak}} - e^{-\alpha (t_{peak} + t_{fall})}) \quad (5)$$

they only considered load capacitance in the duration time expression.

We have found that the input transition can't be ignored for accurate estimation. Using NAND2 gate as example, a

variation in duration time. The



When the load capacitance is very large,  $t_{peak}$

$$I_{peak} = \frac{I_{peak} - I_{th}}{\alpha} (1 - e^{-\alpha t_{peak}}) + \frac{I_{th}}{\alpha} (e^{-\alpha t_{peak}} - e^{-\alpha (t_{peak} + t_{fall})})$$

$$I_{peak} = \frac{I_{peak} - I_{th}}{\alpha} (1 - e^{-\alpha t_{peak}}) + \frac{I_{th}}{\alpha} (e^{-\alpha t_{peak}} - e^{-\alpha (t_{peak} + t_{fall})})$$

$$I_{peak} = \frac{I_{peak} - I_{th}}{\alpha} (1 - e^{-\alpha t_{peak}}) + \frac{I_{th}}{\alpha} (e^{-\alpha t_{peak}} - e^{-\alpha (t_{peak} + t_{fall})})$$

The solution is:

$$I_{peak} = \frac{I_{peak} - I_{th}}{\alpha} (1 - e^{-\alpha t_{peak}}) + \frac{I_{th}}{\alpha} (e^{-\alpha t_{peak}} - e^{-\alpha (t_{peak} + t_{fall})})$$

and.

$$I_{peak} = \frac{I_{peak} - I_{th}}{\alpha} (1 - e^{-\alpha t_{peak}}) + \frac{I_{th}}{\alpha} (e^{-\alpha t_{peak}} - e^{-\alpha (t_{peak} + t_{fall})})$$


Fig. 2 shows the NAND2 gate current waveforms obtained by our characterization method as compared to HSPICE simulation results. Different curves correspond to different load capacitance.

### 2.3 Worst Case Current Envelope

In a given circuit, each gate can only switch within a certain time interval. An interval at the output of a gate can begin or end at time  $t$  only if there is an interval beginning or ending at time

derive the worst case current contribution


This is the basic idea used in the



is solved to find an upper bound on the maximum voltage drop by applying the MCE of all the gates during their respective uncertainty interval. However, this upper bound can be shown to be too pessimistic.


Assume there are totally  $n$  nodes on the power bus,  $m$  of them are connected to the gates. The maximum IR voltage drop waveform of node  $\bar{l}$  can be written in the form:

$$V_{\bar{l}} = \sum_{i=1}^m \frac{R_{\bar{l}i}}{R_{\bar{l}i} + R_{\bar{l}l}} I_i$$



Let

to-  
gether with the circuit functional relationships are used to formulate an optimization problem to determine which gate may switch simultaneously from only gates 2, 6 and 7 have contribution to the





1941

1942

1943

1944

1945

1946

1947

1948

1949

1950

1951

1952

1953

1954

1955

1956

1957

1958

1959

1960

1961

1962

1963

1964

1965

1966

1967

1968

1969