

Special Topics of Data Path Synthesis

Exercise 1

Generate VHDL models of different pipelined 128-bit adders.

The VHDL code provided implements a 4 stage pipeline with 32-bit adders.

Exercise 2

Design different digit-serial restoring dividers ($D = 3$, $D = 4$)