

#### **American International University-Bangladesh (AIUB)**

### Dept. of EEE, CSE & CoE, Faculty of Engineering EEE 3101: Digital Logic and Circuits

ASSIGNMENT # 1 (30 Points)

(Deadline: 28th June 2021, Monday, till 11:50 pm) (Format: Handwritten and Scanned by CAMSCANNER)

(Submission: <a href="https://forms.office.com/r/qBbdEfNvqG">https://forms.office.com/r/qBbdEfNvqG</a>)

ID # <u>19-41554-3</u> Name: <u>Md. Shahriar Kabir</u> Sec: <u>A</u> Dept: <u>CSE</u>

#### **Instructions:**

- ➤ No assignment will be accepted after the deadline. Don't wait for the last minute)
- > Don't copy from your peers. If you do so, both the copies will be negatively marked.
- ▶ Use this page as cover page for the assignment. Don't forget to write your Name & ID in each page (top right corner) of assignment.

#### **Solve the following Problems**

- 1. In a home security system, the main door (O) of home is controlled by a logic operation with the help of RFID card. the Owner, Mrs. Owner, Security Guard and Guest have a designated RFID card Owner with card W, Mrs. Owner with card X, security guard with card Y and guest with card Z. Whenever, any of the card is NOT inserted, Door remains Closed; when, all the cards are inserted together, the Door is opened. Consider, card NOT inserted as Logic Low (0), card inserted as High Logic (1), door open as Low Logic (0) and door close means High Logic (1).
  - (i) **Identify** the logic based on the problem statement
  - (ii) **Develop** the truth table (W, X, Y & Z inputs, O output)
  - (iii) Find the Standard SOP and Standard POS expression
  - (iv) Find the Simplified SOP expression using KMAP.
  - (v) **Design** the system using **basic logic gate**.

[Note: WXYZO =  $1^{st}$   $2^{nd}$   $3^{rd}$   $4^{th}$   $5^{th}$  letters of your name(s) as in AIUB ID. For repeated letter, take next letter]

- **2. Draw** the block diagram of both **half subtractor** and **full subtractor**, **develop** the truth table for both, **write** the logic POS expression and **design** both half subtractor and full subtractor using **basic logic** gates only.
- 3. For the given expression  $F(A, B, C, D) = \Pi(1,3,9,11)$  and d(A, B, C, D) = (0,2,8,10) where d(A, B, C, D) represents the don't care conditions.
  - (a) Without using the don't care conditions, **draw a k-map** and **obtain** (i) Simplified SOP expression (ii) Simplified POS expression
  - (b) Using the don't care conditions, **draw a k-map** and **obtain** (iii) Simplified SOP expression (iv) Simplified POS expression
  - (c) For the most simplified expression obtained in a(i), draw a logic diagram (v) Using universal NOR gate only (vi) Using universal NAND gate only (vii) Using universal gates only (NAND &/ NOR)

[Note: ABCD =  $1^{\text{st}} 2^{\text{nd}} 3^{\text{rd}} 4^{\text{th}}$  letters of your name(s) as in AIUB ID. For repeated letter, take next letter]

i) As por the given data,

If any of the card is not inserted Door romains closed means output is "!

If all cards are inserted togather the door is opened and output is o'.

ii) Truth Table:

-1

2 nPut	output	
KABI	R	Para HI
0 0 0 0	Marine Marine	
0 0 0 0		orthograph and it
0 ( 0 6		Y Je of m.
0, 111		1 2 0
. 1 1 00 6	1. 1. 1. 1. 1. 1.	10000
1 0 1 8	. !	+ A / million
1 100	1-11-11-11	1164
1 10 1	17/1/1/1	T ( TAY)
	0	1 1 1 2 2 10 11 18 18 18 19
function f = £7	m(0,1,2,3,4,5)	6, 7,8,9,10,11,12,13, 14)

ii) Standurd & Sop

F=B(K+R)(A+A)(I+1)+R(A+A)(B+B)(1+1) + B] (KTK) (ATA) AB (K+ R)(1+1)

= BKA] + BRA]+ KAB] + KABÎ + KBÎA + RABÎ + KBÂÎ + RBÂÎ

= KABI + KABÎ + KABÎ + KBÎA + KABÎ KB AT

F (-12, A, B, I) = En(:0,2,7,11,13, 14)


In the function the remaning terms are called man terms ( Pos) thet is

P(K,A,B,2)=11K(1,3,4,5,6,8,0,10,12,13) f=(1x+A+B+1)(x+A+B+1)(1x+A+B+1)(x+A+B+1) (K+A+B+1) (K+A+B+1) (K+A+B+1) (F. P. C. M. S. (K+A+B+2) (K+A+B+2)

Mez	00 શિ	(a)	BI પ	BÎ
KÃ 00	0	(	3	2
KA 01	4	518	7	6
KAU	12	13	15	14
KA,	0 6	, 9	1	1 10
	4	-	-	

F=KAÎ+KABÎ+KABÎ+KABÎ+KABÎ

v) The logic System.



## Ans to the question-2

Block diagram of Half subtractor

with table

	Inpu	Inputs		outputs		
	A	B	Diffe	Borrow	Q A	
(B) (A	0.	G	0	Ō,	٩	
1 101	0	1	t	1		
	1	O	1 1 3	Ö	A	
	t	1	O	0		

By Boallon

# logical pos exponession for Half subtractorer


Difference in the most of many

golder Hople

Do Borrow

(1) Mit = Em(1) = 5 AM (0, 3) Bornon : Em(1) = 5 AM (0, 2, 3)

### logic circuit for Half Subtractor



Full Subtractor

It has 3- imports

2 -outputs

A, B, Bin Boifference(D


Touth deible

Input			output	
A	B	Bin	PHIC	Bow
10	O	0	0	6
0	0	l	ι	1
0	l	6	1	(
0	,	ţ	0	1
1	Ó	6	,	0
1	O	(	0	0
1	1	Ò	0	0
(	1	1	1	. 0


Dist = 2m (1,2,4,7) = 7am (0, 35,6)

Bowl = 2m (1,2,3,7) = AM (0,4,5,6)


expression for full slibtractor in Pos



Diff = (A+B+Bin) (A+B+Bin). (A+B+Bin). (A+B+Bin):



### Logic circuit



a) wishow using don't care condition.

JA &	00	01	Ju	10	4
TH S	i)	Ď.	0	1	×
ol	ι		11	ı	
าน	,	ાં	11	1	
10	II	0	D	'	


ji)

(i)	00	01	u	10
(i) white	l	-		1
61	1		١	1
ų	1	ι	١	I
10	ı			1

,	00	ol	11	10
00		0	0	
٥١				
u				
١	D	0	6	

F(pos) = A+ ]

b) using dont care condition



(-150P)=A

KARI	60	01	મા	10
00	X	0	0	X
01				
u		•		
10	X	б	.0	X
			1	^

) - f [POS) = B


0 **)** at

[ PA - (2091 ]


1 (ser) - A - 1

c) v) from ali) vie have found sop = A + ]

Drawing A+I using universal NOR Gate



vi) Drawing a loyie circuit of A+I using NAND gate only



vu) Drawing a logie circuit of AT using NAND and NOR gate:

