ArmSoM-AIM7

ArmSoM-AIM7

Main Functions Introduction

- 1) PMIC: 1xRK806-1
- 2) RAM: 2xLPDDR4/4X_32bit
- 3) ROM: eMMC5.1
- 4) Support: 1 x TYPEC3.0+ 2 x USB2.0 HOST+ 1 x USB2.0 OTG
- 5) Support: 1 x 4Lane PCIe3.0 Connector + 1 x 1Lane PCIe2.0 Connector
- 6) Support: 1 x 4Lanes DP Port
- 7) Support: 1 x HDMI2.1 TX or 1 x eDP1.4 TX
- 8) Support: 4 x 2Lanes MIPI DPHY RX Camera
- 9) Support: 1 x 4Lanes MIPI D/CPHY RX Camera
- 10) Support: 1 x 2Lanes MIPI D/CHY-TX
- 11) Support: 1 x SDMMC3.0 Card
- 12) Support: 1 x 10/100/1000 RJ45 Port(RGMII)
- 13) Support: 15 x GPIO
- 14) Support: 2 x I2S
- 15) Support: 4 x I2C
- 16) Support: 2 x SPI
- 17) Support: 3 x UART

№ ar	msom		Arm	SoM	
Project:	ArmSoM	-AIM7			
File:	Cover Pa	age			
Date:	Tuesday, O	ctober 08, 2024		Rev:	V1.2
Designed by:	Park	Reviewed by:	<checker></checker>	Sheet:	1 of 24

Table of Content

Page 1	01.Cover Page
Page 2	02.Index and Notes
Page 3	03.Revision History
Page 4	04.Block Diagram
Page 5	05.Power Tree
Page 6	06.System Power Sequence
Page 7	07.RK3588_Power/GND
Page 8	08.RK3588_OSC/PLL/PMUIO
Page 9	09.RK3588 DDR Controler
Page 10	10.RK3588_Flash/SD Controller
Page 11	11.RK3588_USB30/USB20_Ctrl
Page 12	12.RK3588_SARADC/1.8V Only GPIO
Page 13	13.RK3588_MIPI Interface
Page 14	14.RK3588_HDMI/eDP Interface
Page 15	15.RK3588_PCIE30/PCIE20/SATA30
Page 16	16.RK3588_1.8V/ 3.3V GPIO
Page 17	17.Power-PMIC_RK806-1
Page 18	18.Power_Ext Discrete
Page 19	19.RTC
Page 20	20.DRAM-LPDDR4X_200P_2X32bit
Page 21	21.Flash-eMMC Flash
Page 22	22.Ethernet-GPHY_RGMII1
Page 23	23.PCIE-PCIE3.0 CLK GENERATOR
Page 24	24.CORE_CONN

Description

Note

Option

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

 ${Item}\t{Value}\t{Description}\t{PCB} Footprint}\t{Reference}\t{Quantity}\t{Option}$

Notes

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without

NOTE 2:

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

Note

The power suffix S0 or S3 means:

S3: Keep power On during sleeping


S0:Power off during sleeping


№ arı	mson	n	Am	nSoM	
Project:	ArmSol	M-AIM7			
File:	Index a	nd Notes			
Date:	Tuesday,	October 08, 2024		Rev:	V1.2
Designed by:	Park	Reviewed by:	<checker></checker>	Sheet:	2 of 24

Revision History

Version	Date	Ву	Change Dsecription	Approved
V1.0	2023-11-27	Liu Xinglin	First Release;	
V1.1	2024-03-19	Liu Xinglin	 Swap singals for CON2.115&CON2.117 CON2.188 change to LED2, CON2.194 change to LED0; U1000.U33 chane to GMAC0_RSTn, U1000.T32 change to SLEEP/WAKE; Swap singals for U1000.R31 and U1000.T30; RTC(U4) I2C6 change to I2C3;del R9000&R9001(VBUS_DET); del R9002/R9003/R9004/R9005(ADC0 and SD_DET); CON2.126 change to SD_DET, CON2.124 change to PCIE20X1_2_WAKE; del Q9003&Q9004&R9016&R9017&R9018&R9019, voltage transformer circuit change del:Q1901/Q1902/Q1903/Q1904/R1908/R1909/R1914/R1915/R1916/R1917/R1918/R19 Voltrans circuits change to ic U9000/C9001/C9002;add voltrans circuit for HDMI_CEC PCIE clk ic change to Au5426; 	19;
V1.2	2024-07-02	Liu Xinglin	 Swap CON2: MIPI_CSI0_D2/D3 and MIPI_CSI1_D0/D1; add Q9000 circuits for HDMI_HPD_L; 	
V1.2	2024-10-08	Park	1. U9001 pwr change to VCC_1V8_S3; RTC I2C change to I2C4; I2C3 add pull-up resistance. 2. Swap singals PMIC_PWR_CTRL2&CPU_BIGO_VSEL, and add U9002 circuit; add maskroteness.	

⋈ ar	msom		Arm	SoM	
Project:	ArmSoM	-AIM7			
File:	Revision	History			
Date:	Tuesday, O	ctober 08, 2024		Rev:	V1.2
Designed by:	Park	Reviewed by:	<checker></checker>	Sheet:	3 of 24





№ arı	msom		Arm	SoM	
Project:	ArmSoM	-AIM7			
File:	Block Di	agram			
Date:	Tuesday, O	ctober 08, 2024		Rev:	V1.2
Designed by:	Park	Reviewed by:	<checker></checker>	Sheet:	4 of 24

Power Sequence

	0	, 1	, 2	3	4	5	6	, 7	. 8	9	, 19
DCIN	$\overline{}$										
vcc5v0_sys		_									
VCC_1V1_NLDO_S3 VCC_2V0_PLDO_S3		<i>I</i>	_					ļ			
VDD_LOG_S0											
VDD_0V75_S3 VDD_0V75_S0				_							
VDDA_0V75_S0							ļ	ļ			
VDDA_0V85_S0											
VDD_DDR_S0 VDDA_DDR_PLL_S0)			_			ļ				
VDD_CPU_LIT_S0					$\overline{}$						
VCC_1V8_S3 VCC_1V8_S0					_						
VCCA_1V8_S0					$\overline{}$			<u> </u>			
VCCA1V8_PLD06_S	3										
VDD2 DDR S3						_					
AVDD 1V2 SO						/	ļ	ļ			
VDD2L_0V9_DDR_S	3						$\overline{}$	ļ	ļ		
VDD_GPU_S0							$\overline{}$				
VDD_VDENC_S0							_				
VCC_3V3_S0 VCC_3V3_S3											
VCCIO_SD_S0											
VDDQ_DDR_S0								_			
VCC_3V3_SD_S0											
VDD_CPU_BIG0_S0									/		
VDD_CPU_BIG1_S0									$\overline{}$		
VDD_NPU_S0											-
VCC_1V2_CAM											
VCC_1V8_CAM_SO											
VCC_2V8_CAM_S0											
RESET											


Power Supply	PMIC Channel	Supply	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
	RK806-1 BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
	RK806-1 BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
	RK806-1 BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	RK806-1 BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1 BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC5V0_SYS	RK806-1 BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC5V0_SYS	RK806-1 BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC5V0_SYS	RK806-1 BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC5V0_SYS		2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_PLD01	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
CC_2V0_PLDC	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
	 RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC5V0_SYS	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
CC_1V1_NLDC	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1 NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
CC_1V1_NLDC	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	BUCK RK860-2	6A	VDD_CPU_BIGO_SO	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC5V0 SYS	EXT BUCK	2A	VDD2L OV9 DDR S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC5V0_SYS	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC 3V3 S3		2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	_	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3		0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD


IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_53	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3	1.8V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCI03	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_50	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC 3V3 S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V


⋈ ar	msom		Am	nSoM	
Project:	ArmSoM-	AIM7			
File:	System F	ower Sequ	Jence		
Date:	Tuesday, Oc	tober 08, 2024		Rev.	V1.2
Donignod but	Dork	Boulowad by	<chookoo< td=""><td>Sheet</td><td>6 of 24</td></chookoo<>	Sheet	6 of 24


RK3588 V(POWER) VDD_GPU_S0 VDD CPU BIG0 S0 GPU CPU_BIG0 C1006 C1002 C1001 1uF 100nF X5R X5R X5R X5R N 6.3V N 10V N 10V C0201 C0201 C1085 47uF X5R V 4V C0603 C1007 4.7uF X5R N 10V C0402 VDD_CPU_BIGO_VDD_C C1018 C1019 C1080 47uF 22uF 22uF X5R X5R X5R 4V V V V V V V V V C0603 C0402 C0402 C1010 USA C1014 USA C1015 USA C1015 USA C1016 AA12 AB12 VDD_GPU_MEM_0 VDD_GPU_MEM_1 VDD_CPU_BIG0_MEM_ VDD_CPU_BIG0_MEM_ - C1022 C1023 1uF 100nF X5R X5R X5R 0. 6.3V 10V C0201 C1020 1uF X5R 0 6.3V C0201 VDD_CPU_BIG1_S0 CPU_BIG1 VDD LOGIC 0 VDD LOGIC 1 VDD LOGIC 2 VDD LOGIC 3 VDD LOGIC 4 VDD LOGIC 6 VDD LOGIC 6 VDD LOGIC 6 VDD LOGIC 8 VDD LOGIC 8 VDD LOGIC 8 VDD_LOG_S0 VDD_CPU_BIG1_ C1024 C1028 C1029 100nF 1uF 4.7uF XSR XSR XSR XSR 10V 6.3V 10V C0201 C0201 C0402 - C1032 - C1033 - C1081 47uF - 22uF - 22uF X5R - X5R - X5R N 4V 4V 4V 4V C0402 - C0402 - C0402 C1039 C1040 1uF 100nF X5R X5R X5R 0.6.3V N 10V C0201 C1037 10uF X5R 4V C0402 C1038 4.7uF X5R 10V C0402 VDD CPU BIG1 MEM S0 VDD_VDENC_S0 C1051 C108: 100nF X5R X5R X5R C0201 C0201 VDD_CPU_BIG1_MEM_0 VDD_CPU_BIG1_MEM_1 /DD_VDENC_0 /DD_VDENC_1 /DD_VDENC_2 /DD_VDENC_3 /DD_VDENC_4 /DD_VDENC_5 VDENC C104. 10uF X5R V C0402 C104: 1uF X5R N 6.3V C0201 C1045 C1046 22uF X5R X5R X5R 4V C0402 C0402 VDD_CPU_LIT_S0 LIT(LIT+DSU+L3) VDD_VDENC_MEM_0 C1052 1uF X5R 6.3V C0201 C1060 C1061 C1082 22uF Z2uF X5R X5R X5R X5R C0402 C0402 C0402 C1054 C1057 4.7uF X5R X5R N 10V N 10V C0201 N 10V C0402 VDD NPU S0 NPU C1066 1uF X5R 6.3V C0201 10uF X5R 4V C0402 C1069 100nF X5R 10V C020 C1050 100nF X5R 10V C0201 22uF 22uF X5R V C0402 C1062 C1063 22uF Z2uF X5R X5R X5R V C0402 V C0402 C1086 22uF X5R V 4V C0402 VDD_CPU_LIT_MEM_0 VDD_CPU_LIT_MEM_1 C1070 C1071 100nF 1uF X5R X5R N 10V 6.3V C0201 C0201 C1072 1uF X5R 0.3V C0201 RK3588 Note: The Caps between green line and U1000 should be placed under the U1000 package.Other caps should be placed close to the U1000 package A1 A114 A34 B6 B19 B24 B27 B33 C3 C4 C5 C6 C7 AMS 5 NSS 100 NSS 10 \(\sec\) \(\ \(\text{VSS} \) 266 \(\text{VSS} \) 267 \(\text{VSS} \) 277 \(\text{VSS} \) 278 \(\text{ RK3588


















































⋈ ar	msom	ı	Am	nSoM		
Project:	ArmSoM	-AIM7				
File:	PCIE-PC	IE3.0 CLK	GENERATO	R		
Date:	Tuesday, O	ctober 08, 2024		Rev:	V1.2	
Designed by:	Park	Reviewed by:	<checker></checker>	Sheet:	23 of	24

