

ArmSoM-AIM7

ArmSoM-AIM7

Main Functions Introduction

- 1) PMIC: 1xRK806-1
- 2) RAM: 2xLPDDR4/4X_32bit
- 3) ROM: eMMC5.1
- 4) Support: 1 x TYPEC3.0+ 2 x USB2.0 HOST+ 1 x USB2.0 OTG
- 5) Support: 1 x 4Lane PCIe3.0 Connector + 1 x 1Lane PCIe2.0 Connector
- 6) Support: 1 x 4Lanes DP Port
- 7) Support: 1 x HDMI2.1 TX or 1 x eDP1.4 TX
- 8) Support: 4 x 2Lanes MIPI DPHY RX Camera
- 9) Support: 1 x 4Lanes MIPI D/CPHY RX Camera
- 10) Support: 1 x 2Lanes MIPI D/CHY-TX
- 11) Support: 1 x SDMMC3.0 Card
- 12) Support: 1 x 10/100/1000 RJ45 Port(RGMII)
- 13) Support: 15 x GPIO
- 14) Support: 2 x I2S
- 15) Support: 4 x I2C
- 16) Support: 2 x SPI
- 17) Support: 3 x UART


 armsom		ArmSoM	
Project:	ArmSoM-AIM7		
File:	Cover Page		
Date:	Tuesday, October 08, 2024		Rev: V1.2
Designed by:	Park	Reviewed by:	<Checker>
Sheet:		1 of 24	

Table of Content

Page 1	01.Cover Page
Page 2	02.Index and Notes
Page 3	03.Revision History
Page 4	04.Block Diagram
Page 5	05.Power Tree
Page 6	06.System Power Sequence
Page 7	07.RK3588_Power/GND
Page 8	08.RK3588_OSC/PLL/PMUIO
Page 9	09.RK3588_DDR Controler
Page 10	10.RK3588_Flash/SD Controller
Page 11	11.RK3588_USB30/USB20_Ctrl
Page 12	12.RK3588_SARADC/1.8V Only GPIO
Page 13	13.RK3588_MIPi Interface
Page 14	14.RK3588_HDMI/eDP Interface
Page 15	15.RK3588_PCIE30/PCIE20/SATA30
Page 16	16.RK3588_1.8V/ 3.3V GPIO
Page 17	17.Power-PMIC_RK806-1
Page 18	18.Power_Ext Discrete
Page 19	19.RTC
Page 20	20.DRAM-LPDDR4X_200P_2X32bit
Page 21	21.Flash-eMMC Flash
Page 22	22.Ethernet-GPHY_RGMII1
Page 23	23.PCIE-PCIE3.0 CLK GENERATOR
Page 24	24.CORE_CONN

Description

Note

Option

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes


- NOTE 1:
Component parameter description
1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted
- NOTE 2:
Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Note

The power suffix S0 or S3 means:
S3: Keep power On during sleeping
S0:Power off during sleeping

Revision History

Version	Date	By	Change Dscription	Approved
V1.0	2023-11-27	Liu Xinglin	First Release;	
V1.1	2024-03-19	Liu Xinglin	1. Swap singals for CON2.115&CON2.117; 2. CON2.188 change to LED2, CON2.194 change to LED0; 3. U1000.U33 chane to GMAC0_RSTn, U1000.T32 change to SLEEP/WAKE; 4. Swap singals for U1000.R31 and U1000.T30; 5. RTC(U4) I2C6 change to I2C3;del R9000&R9001(VBUS_DET); 6. del R9002/R9003/R9004/R9005(ADC0 and SD_DET); 7. CON2.126 change to SD_DET, CON2.124 change to PCIE20X1_2_WAKE; 8. del Q9003&Q9004&R9016&R9017&R9018&R9019, voltage transformer circuit change to IC; 9.del:Q1901/Q1902/Q1903/Q1904/R1908/R1909/R1914/R1915/R1916/R1917/R1918/R1919; Voltrans circuits change to ic U9000/C9001/C9002;add voltrans circuit for HDMI_CEC&HDMI_I2C; 10. PCIE clk ic change to Au5426;	
V1.2	2024-07-02	Liu Xinglin	1. Swap CON2: MIPI_CSI0_D2/D3 and MIPI_CSI1_D0/D1; 2. add Q9000 circuits for HDMI_HPD_L;	
V1.2	2024-10-08	Park	1. U9001 pwr change to VCC_1V8_S3; RTC I2C change to I2C4; I2C3 add pull-up resisters; 2. Swap singals PMIC_PWR_CTRL2&CPU_BIG0_VSEL,and add U9002 circuit; add maskrom key;	




Power Tree

D


C

B

A



Power Sequence




Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC5V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC5V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC5V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC5V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC5V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC5V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC5V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	EXT_BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC5V0_SYS	EXT_BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC5V0_SYS	EXT_BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3	1.8V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V

RK3588_V (POWER)



Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

U1000Z				U1000X				U1000W				U1000Y			
H28	AVSS_1	AVSS_2	AH12	L3	VSS_107	VSS_160	R19	A1	VSS_1	VSS_54	F15	W3	VSS_213	VSS_266	A1
H27	AVSS_3	AVSS_4	AH15	L9	VSS_108	VSS_161	R21	A11	VSS_2	VSS_55	F16	W9	VSS_214	VSS_267	A2
J28	AVSS_5	AVSS_6	AH21	L19	VSS_109	VSS_162	R22	A34	VSS_3	VSS_56	F20	W7	VSS_215	VSS_268	A3
J29	AVSS_7	AVSS_8	AH23	L20	VSS_110	VSS_163	R23	B6	VSS_4	VSS_57	F21	W9	VSS_216	VSS_269	A4
J32	AVSS_9	AVSS_10	AJ8	L21	VSS_111	VSS_164	R24	B18	VSS_5	VSS_58	F22	W11	VSS_217	VSS_270	A5
K28	AVSS_11	AVSS_12	AJ12	L22	VSS_112	VSS_165	R25	B24	VSS_6	VSS_59	F23	W12	VSS_218	VSS_271	A6
K31	AVSS_13	AVSS_14	AJ17	L25	VSS_113	VSS_166	R26	B30	VSS_7	VSS_60	F27	W15	VSS_219	VSS_272	A7
K32	AVSS_8	AVSS_59	AJ8	M3	VSS_114	VSS_167	R28	B33	VSS_8	VSS_61	G3	W16	VSS_220	VSS_273	A8
K35	AVSS_9	AVSS_60	AJ12	M5	VSS_115	VSS_168	R30	B35	VSS_9	VSS_62	G5	W17	VSS_221	VSS_274	A9
L17	AVSS_10	AVSS_61	AJ12	M9	VSS_116	VSS_169	R31	C10	VSS_10	VSS_63	G10	W18	VSS_222	VSS_275	A10
M26	AVSS_11	AVSS_62	AJ15	M14	VSS_117	VSS_170	R6	C5	VSS_11	VSS_64	G15	W19	VSS_223	VSS_276	A11
M32	AVSS_12	AVSS_63	AJ16	M15	VSS_118	VSS_171	R11	C15	VSS_12	VSS_65	G20	W20	VSS_224	VSS_277	A12
N32	AVSS_13	AVSS_64	AJ18	M18	VSS_119	VSS_172	T11	C7	VSS_13	VSS_66	G21	W23	VSS_225	VSS_278	A13
N35	AVSS_14	AVSS_65	AJ21	M20	VSS_120	VSS_173	T13	C8	VSS_14	VSS_67	G22	W24	VSS_226	VSS_279	A14
N36	AVSS_15	AVSS_66	AJ22	M22	VSS_121	VSS_174	T14	C9	VSS_15	VSS_68	G27	W25	VSS_227	VSS_280	A15
AA8	AVSS_16	AVSS_67	AJ23	M25	VSS_125	VSS_175	T18	C16	VSS_16	VSS_69	G32	Y23	VSS_228	VSS_281	A16
AA10	AVSS_17	AVSS_68	AJ24	M26	VSS_123	VSS_176	T19	C17	VSS_17	VSS_70	G33	Y24	VSS_229	VSS_282	A17
AB6	AVSS_18	AVSS_69	AK4	N3	VSS_124	VSS_177	T20	C11	VSS_18	VSS_71	H1	Y25	VSS_230	VSS_283	A18
AB7	AVSS_19	AVSS_70	AK7	N9	VSS_125	VSS_178	T23	C13	VSS_19	VSS_72	H10	Y8	VSS_231	VSS_284	A19
AB10	AVSS_20	AVSS_71	AK7	N11	VSS_126	VSS_179	T24	C14	VSS_20	VSS_73	H15	Y9	VSS_232	VSS_285	A20
AC8	AVSS_21	AVSS_72	AK11	N14	VSS_127	VSS_180	T25	C16	VSS_21	VSS_74	H14	Y10	VSS_233	VSS_286	A21
AC10	AVSS_22	AVSS_73	AK12	N15	VSS_128	VSS_181	T26	C18	VSS_22	VSS_75	H19	Y11	VSS_234	VSS_287	A22
AD5	AVSS_23	AVSS_74	AK15	N18	VSS_129	VSS_182	T27	C15	VSS_23	VSS_76	H17	Y12	VSS_235	VSS_288	A23
AD8	AVSS_24	AVSS_75	AK14	N20	VSS_130	VSS_183	T33	C18	VSS_24	VSS_77	H25	Y13	VSS_236	VSS_289	A24
AD10	AVSS_25	AVSS_76	AK23	N25	VSS_131	VSS_184	T34	C20	VSS_25	VSS_78	H26	Y14	VSS_237	VSS_290	A25
AE6	AVSS_26	AVSS_77	AL1	N26	VSS_132	VSS_185	T35	C21	VSS_26	VSS_79	H26	Y15	VSS_238	VSS_291	A26
AE7	AVSS_27	AVSS_78	AL4	N28	VSS_133	VSS_186	U13	C22	VSS_27	VSS_80	J4	Y16	VSS_239	VSS_292	A27
AE9	AVSS_28	AVSS_79	AL11	N29	VSS_134	VSS_187	U15	C22	VSS_28	VSS_81	J13	Y17	VSS_240	VSS_293	A28
AF4	AVSS_29	AVSS_80	AL1	P1	VSS_135	VSS_188	U16	C28	VSS_29	VSS_82	J6	Y18	VSS_241	VSS_294	A29
AF7	AVSS_30	AVSS_81	AL13	P3	VSS_136	VSS_189	U17	C28	VSS_30	VSS_83	J10	Y19	VSS_242	VSS_295	A30
AF8	AVSS_31	AVSS_82	AL13	P5	VSS_137	VSS_190	U18	C32	VSS_31	VSS_84	J12	Y20	VSS_243	VSS_296	A31
AF11	AVSS_32	AVSS_83	AM4	P6	VSS_138	VSS_191	U23	C32	VSS_32	VSS_85	J12	Y23	VSS_244	VSS_297	A32
AF12	AVSS_33	AVSS_84	AM8	P8	VSS_139	VSS_192	U24	C33	VSS_33	VSS_86	J13	Y24	VSS_245	VSS_298	A33
AF14	AVSS_34	AVSS_85	AM9	P11	VSS_140	VSS_193	U24	C33	VSS_34	VSS_87	J13	Y24	VSS_246	VSS_299	A34
AF15	AVSS_35	AVSS_86	AM9	P14	VSS_141	VSS_194	U31	C34	VSS_35	VSS_88	J15	Y25	VSS_247	VSS_300	A35
AF18	AVSS_36	AVSS_87	AM22	P15	VSS_142	VSS_195	U34	D31	VSS_36	VSS_89	J18	Y26	VSS_248	VSS_301	A36
AF21	AVSS_37	AVSS_88	AM22	P16	VSS_143	VSS_196	U36	D31	VSS_37	VSS_90	J18	Y26	VSS_249	VSS_302	A37
AG6	AVSS_38	AVSS_89	AM23	P19	VSS_144	VSS_197	V4	E18	VSS_38	VSS_91	J19	Y27	VSS_250	VSS_303	A38
AG10	AVSS_39	AVSS_90	AM26	P21	VSS_145	VSS_198	V7	E18	VSS_39	VSS_92	J21	Y28	VSS_251	VSS_304	A39
AG13	AVSS_40	AVSS_91	AM28	P22	VSS_146	VSS_199	V8	E18	VSS_40	VSS_93	J21	Y28	VSS_252	VSS_305	A40
AG14	AVSS_41	AVSS_92	AN7	P25	VSS_147	VSS_200	V10	E18	VSS_41	VSS_94	J22	Y29	VSS_253	VSS_306	A41
AG15	AVSS_42	AVSS_93	AN12	P26	VSS_148	VSS_201	V19	E20	VSS_42	VSS_95	J23	Y30	VSS_254	VSS_307	A42
AG18	AVSS_43	AVSS_94	AN2	P28	VSS_149	VSS_202	V11	E22	VSS_43	VSS_96	J24	Y31	VSS_255	VSS_308	A43
AG21	AVSS_44	AVSS_95	AN3	P34	VSS_150	VSS_203	V18	E22	VSS_44	VSS_97	J25	Y32	VSS_256	VSS_309	A44
AG24	AVSS_45	AVSS_96	AN31	P35	VSS_151	VSS_204	V15	E23	VSS_45	VSS_98	J25	Y32	VSS_257	VSS_310	A45
AG21	AVSS_46	AVSS_97	AP1	R5	VSS_152	VSS_205	V25	F3	VSS_46	VSS_99	K6	AB3	VSS_258	VSS_311	A46
AG25	AVSS_47	AVSS_98	AP2	R6	VSS_153	VSS_206	V29	F3	VSS_47	VSS_100	K7	AB4	VSS_259	VSS_312	A47
AG4	AVSS_48	AVSS_99	AP23	R9	VSS_154	VSS_207	V22	F9	VSS_48	VSS_101	K9	AB5	VSS_260	VSS_313	A48
AG5	AVSS_49	AVSS_100	AP34	R11	VSS_155	VSS_208	V25	F10	VSS_49	VSS_102	K18	AB6	VSS_261	VSS_314	A49
AH1	AVSS_50	AVSS_101		R13	VSS_156	VSS_209	V31	F13	VSS_50	VSS_103	K20	AB7	VSS_262	VSS_315	A50
AH8	AVSS_51			R15	VSS_157	VSS_210	V30	F13	VSS_51	VSS_104	K22	AB8	VSS_263	VSS_316	A51
				R18	VSS_158	VSS_211	W2	F14	VSS_52	VSS_105	L1	AB9	VSS_264	VSS_317	A52
					VSS_159	VSS_212			VSS_53	VSS_106		AB17	VSS_265		

RK3588_E (OSC/PLL/PMUIO1/2)





Note:
Adjusted the load capacitance according to the crystal specification

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.

$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$
Total $CL \leq 12pF$


Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3588_F (PMUIO2)



RK3588_C (EMMCIO Domain)


U1000C




RK3588

RK3588_D (VCCIO2 Domain)

U1000D




RK3588

		ArmSoM	
Project:	ArmSoM-AIM7		
File:	RK3588_Flash/SD Controller		
Date:	Tuesday, October 08, 2024		Rev: V1.2
Designed by:	Park	Reviewed by: <Checker>	Sheet: 10 of 24

RK3588_M(TYPEC/DP)

U1000M




USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	TYPEC_SSTX1P/1N&TYPEC_SSRX1P/1N or TYPEC_SSTX2P/2N&TYPEC_SSRX2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

If TYPEC1 is not used,
Signal: Leave floating
REXT: Leave floating
Power: Leave floating

RK3588_L(USB2.0 HOST/OTG)

U1000L




Note:
TYPEC0_USB20_OTG:
DP/DM:Must used for download
ID:According to demand,if not used,Leave floating
VBUSDET:Must provide
REXT:200ohm 1% resistor must be connected externally
Power: Must supply power

TYPEC1_USB20_OTG:
If not used:
DP/DM:Leave floating
ID:Leave floating
VBUSDET:Leave floating
REXT:Leave floating
Power:Leave floating


USB20_HOST0/USB20_HOST1:
If not used:
DP/DM:Leave floating
REXT:Leave floating
Power:Leave floating

Note:
The USB20 VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETpin voltage range <=3.3V.

RK3588_Q/R(MIPI_D/C_PHY0/1)




RK3588_P(MIPI_DPHY_CSI_RX_PHY)



RK3588_S (HDMI2.1 TX)


Note:
The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.



Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.


Note:
If not used:
Signal: leave floating
Power: Floating or tie to VSS

RK3588_T (HDMI20 RX)




Note:
If not used:
Signal: leave floating
Power: Floating

RK3588_N (PCIE20)



Note:
The SATA differential trace impedance is 100 OHM
The SATA trace length is less than 5 inch


RK3588_O (PCIE30)



Note:
If Port0 and Port1 are not used,
Port0 and Port1 REF_CLKP/N: Leave floating or tie to VSS
Port0 and Port1 Other Signal: Leave floating
Port0 and Port1 Power: Leave floating or tie to VSS

If Port0 is used, Port1 is not used,
Port1 REF_CLKP/N: Leave floating or tie to VSS
Port1 Other Signal: Leave floating
Port1 Power: Must supply power

If Port1 is used, Port0 is not used,
Port0 REF_CLKP/N: Leave floating or tie to VSS
Port0 Other Signal: Leave floating
Port0 Power: Must supply power

 armsoam		ArmSoM	
Project:	ArmSoM-AIM7		
File:	RK3588_PCIE30/PCIE20/SATA30		
Date:	Tuesday, October 08, 2024	Rev:	V1.2
Designed by:	Park	Reviewed by:	<Checker>
		Sheet:	15 of 24

U1000I




U1000.J




U1000K




PMIC RK806-1 BUCK




PMIC RK806-1 Managerment




PMIC RK806-1 LDO




VDD_CPU_BIG0




VDD_CPU_BIG1




VDD_NPU




VCC_1V1_NLDO_S3



I2C1_SCL_M2 [8]
 I2C1_SDA_M2 [8]
 I2C0_SCL_M2 [8]
 I2C0_SDA_M2 [8]
 CPU_BIG0_VSEL [8]
 CPU_BIG1_VSEL [8]
 NPU_VSEL [8]




VCC5V0_SYS





		ArmSoM	
Project:		ArmSoM-AIM7	
File:		Power_Ext Discrete	
Date:	Tuesday, October 08, 2024	Rev:	V1.2
Designed by:	Park	Reviewed by:	<Checker>
Sheet:		18 of 24	


RTC IC



LPDDR4/4X



eMMC FLASH



Crystal Generator

D

C

B

PCIE3.0 POWER

A

