

Other IC


ArmSoM-FORGE1 Block Diagram










Power Name	PMIC Channel	Time Slot	Default voltage	Peak Current	
VDD 0V9	DC-DC BUCK	Slot: 1	0.9V		
VDD CPU	DC-DC BUCK	Slot: 1	0.95V		
VCC DDR	DC-DC BUCK	Slot: 2	1.35V		
VCC 1V8	LDO	Slot: 2a	1.8V		
VCC_3V3	DC-DC BUCK	Slot: 3	3.3V		
		1			




https://armsom.org/							
Project:	ArmSoM-FORGE1						
File:	Power Diagram						
Date:	Tuesday, Ma	Tuesday, March 25, 2025 Rev: V1.0					
Designed by:	Park	Reviewed by:	<checker></checker>	Sheet:	2 of 21		










SOC-DRAM Controller Tuesday, March 25, 2025 Rev: V1.0 Date: Sheet 5 of 21 Designed by: Park Reviewed by: <Checker>






5 1








Mode			RGB			BT1120	BT656			MCU		
моае	24bit	18bit	16bit	8bit	6bit	16bit	8bit	24bit	18bit	16bit	8bit	6bit
LCDC_DEN	DEN	DEN	DEN	DEN	DEN			RDN	RDN	RDN	RDN	RDN
LCDC_VSYNC	VSYNC	VSYNC	VSYNC	VSYNC	VSYNC			CSN	CSN	CSN	CSN	CSN
LCDC_HSYNC	HSYNC	HSYNC	HSYNC	HSYNC	HSYNC			WRN	WRN	WRN	WRN	WRN
LCDC_CLK	CLK	CLK	CLK	CLK	CLK	CLK	CLK	RS	RS	RS	RS	RS
LCDC_D23	D23	D17	D15	D7_m1	D5_m1	D15	D7_m1	D23	D17	D15	D7_m1	D5_m1
LCDC_D22	D22	D16	D14	D6_m1	D4_m1	D14	D6_m1	D22	D16	D14	D6_m1	D4_m1
LCDC_D21	D21	D15	D13	D5_m1	D3_m1	D13	D5_m1	D21	D15	D13	D5_m1	D3_m1
LCDC_D20	D20	D14	D12	D4_m1	D2_m1	D12	D4_m1	D20	D14	D12	D4_m1	D2_m1
LCDC_D19	D19	D13	D11	D3_m1	D1_m1	D11	D3_m1	D19	D13	D11	D3_m1	D1_m1
LCDC_D18	D18	D12						D18	D12			
LCDC_D17	D17							D17				
LCDC_D16	D16							D16				
LCDC_D15	D15	D11	D10	D2_m1	D0_m1	D10	D2_m1	D15	D11	D10	D2_m1	D0_m1
LCDC_D14	D14	D10	D9	D1_m1		D9	D1_m1	D14	D10	D9	D1_m1	
LCDC_D13	D13	D9	D8	D0_m1		D8	D0_m1	D13	Д9	D8	D0_m1	
LCDC_D12	D12	D8	D7	D7_m0	D5_m0	D7	D7_m0	D12	D8	D7	D7_m0	D5_m0
LCDC_D11	D11	D7	D6	D6_m0	D4_m0	D6	D6_m0	D11	D7	D6	D6_m0	D4_m0
LCDC_D10	D10	D6	D5	D5_m0	D3_m0	D5	D5_m0	D10	D6	D5	D5_m0	D3_m0
LCDC_D9	D9							D9				
LCDC_D8	D8							D8				
LCDC_D7	D7	D5	D4	D4_m0	D2_m0	D4	D4_m0	D7	D5	D4	D4_m0	D2_m0
LCDC_D6	D6	D4	D3	D3_m0	D1_m0	D3	D3_m0	D6	D4	D3	D3_m0	D1_m0
LCDC_D5	D5	D3	D2	D2_m0	D0_m0	D2	D2_m0	D5	D3	D2	D2_m0	D0_m0
LCDC_D4	D4	D2	D1	D1_m0		D1	D1_m0	D4	D2	D1	D1_m0	
LCDC_D3	D3	D1	D0	D0_m0		D0	D0_m0	D3	D1	D0	D0_m0	
LCDC_D2	D2	D0						D2	D0			
LCDC_D1	D1							D1				
LCDC_D0	D0							D0				

https://armsom.org/							
Project:	ArmSoM-FORGE1						
File:	SOC-VO	SOC-VO Interface/GPIO					
Date:	Tuesday, M	arch 25, 2025		Rev.	V1.0		
Designed by:	Park	Reviewed by:	<checker></checker>	Sheet:	8 of 21		






















⊗ ar	msor	https://arms	om.org/	,		
Project:	ect: ArmSoM-FORGE1					
File:	VO-MIPI-DSI					
Date:	Tuesday, March 25, 2025 Rev: V1.0					
Designed by:	Park	Reviewed by:	<checker></checker>	Sheet:	13 of 21	


5 4 3 2





USB2.0 OTG1


























MARK 1MM —X MARK 1MM —X

DIP 2D54 1P

[7] RUN_LED >> R5100 1K R0201

Q5101 \$8050 SOT_23

| NICC2 SDA [4,13,14] | NICC2 SCL [4,13,14] | NICC2 SCL [4,13,14] | NICC2 SCL [4,13,14] | NICC2 SCL [4] | NICC

C2/HOST_WAKE_BT_H [7]

Revision History

Version	Date	Change Note	Approved
V1.0	2025-01-08	First release;	
V1.1	2025-03-25	RTC: add R2226/D2200,J8005=12PIN change to 14PIN;(add RTC_INT and VBAT);	

https://armsom.org/							
Project:	ArmSoM	ArmSoM-FORGE1					
File:	Revision History						
Date:	Tuesday, March 25, 2025 Rev: V1.0						
Designed by:	Park	Reviewed by:	<checker></checker>	Sheet:	21 of 21		

5 4 3 2