




## Other IC





Power-on Sequence				
Power Name	PMIC Channel	Time Slot	Default voltage	Peak Current
VDD_0V9	DC-DC BUCK	Slot: 1	0.9V	
VDD_CPU	DC-DC BUCK	Slot: 1	0.95V	
VCC_DDR	DC-DC BUCK	Slot: 2	1.35V	
VCC_1V8	LDO	Slot: 2a	1.8V	
VCC_3V3	DC-DC BUCK	Slot: 3	3.3V	
RESET				
Finally , nPOR RESET 10ms after PMUIO_VCC3V3 is ready				



U1000G

CPU

700mA

CPU\_DVDD\_0  
CPU\_DVDD\_1  
CPU\_DVDD\_21C2  
1C3  
1C4Note:  
Caps should be close  
to the chip pin.

C1000  
100nF  
X5R  
10V  
C0402

C1001  
10uF  
X5R  
6.3V  
C0402

C1002  
22uF  
X5R  
6.3V  
C0603

VDD\_CPU

LOGIC

500mA

LOGIC\_DVDD\_0  
LOGIC\_DVDD\_1  
LOGIC\_DVDD\_2  
LOGIC\_DVDD\_3  
LOGIC\_DVDD\_4  
LOGIC\_DVDD\_5  
LOGIC\_DVDD\_61E4  
1E5  
1E6  
1F11  
1G11  
1H11  
1J10Note:  
Caps should be close  
to the chip pin.

C1003  
100nF  
X5R  
10V  
C0402\_BGA

C1004  
100nF  
X5R  
10V  
C0402\_BGA

C1007  
10uF  
X5R  
6.3V  
C0402\_BGA


C1008  
10uF  
X5R  
6.3V  
C0402\_BGA

VDD\_UV9

SOC\_RK3506B

BGA333\_13R3X11R3X1R25


U1000I



SOC\_RK3506B

BGA333\_13R3X11R3X1R25

U1000J



SOC\_RK3506B

BGA333\_13R3X11R3X1R25

<https://armsom.org/>

Project: ArmSoM-FORGE1

File: SOC-POWER/GND

Date: Tuesday, March 25, 2025

Rev: V1.0


Designed by: Park Reviewed by: &lt;Checker&gt;

Sheet: 3 of 21

U1000A

## OSC/PLL

Operating Voltage=1.8V Only



REF\_CLK0\_OUT/OSC\_CLK\_OUT/GPIO0\_D0\_d &lt;&lt;PHONE\_DET\_L\_1V8 [17]




20mA SYS\_PLL\_AVDD1V8


## PMUIO Domain

Operating Voltage=3.3V Only

200mA PMU\_LOGIC\_VDD0V9  
PMUIO\_VCC3V3SOC RK3506B  
BGA333\_13R3X11R3X1R25

## Note:






armsom

<https://armsom.org/>

Project:	ArmSoM-FORGE1				
File:	SOC-OSC/PLL/PMUIO				
Date:	Tuesday, March 25, 2025			Rev:	V1.0
Designed by:	Park	Reviewed by:	<Checker>	Sheet:	4 of 21



U1000C

## VCCIO2 Domain


Operating Voltage=1.8V/3.3V


FSPI\_CSN/GPIO2\_A0\_u  
FSPI\_CLK/GPIO2\_A1\_d  
FSPI\_D0/GPIO2\_A2\_u  
FSPI\_D1/GPIO2\_A3\_u  
FSPI\_D2/GPIO2\_A4\_u  
FSPI\_D3/GPIO2\_A5\_u

VCCIO2\_VCC

SOC\_RK3506B

BGA333\_13R3X11R3X1R25



		<a href="https://armsom.org/">https://armsom.org/</a>	
Project:	ArmSoM-FORGE1		
File:	SOC-Flash Controller		
Date:	Tuesday, March 25, 2025		Rev: V1.0
Designed by:	Park	Reviewed by:	<Checker>
		Sheet:	6 of 21

MIPI

Operating Voltage=1.8V  
GPO is output only

MIPI\_DPHY\_DSI\_TX\_D0N/GPO4\_A0\_z

MIPI\_DPHY\_DSI\_TX\_D0P/GPO4\_A1\_z

MIPI\_DPHY\_DSI\_TX\_D1N/GPO4\_A2\_z

MIPI\_DPHY\_DSI\_TX\_D1P/GPO4\_A3\_z

MIPI\_DPHY\_DSI\_TX\_CLKN/GPO4\_A4\_z

MIPI\_DPHY\_DSI\_TX\_CLKP/GPO4\_A5\_z

20mA

MIPI\_DPHY\_AVDD0V9

50mA

MIPI\_DPHY\_AVDD1V8

USB2.0 OTG0

HS/FS/LS  
(Download Port)

USB20\_OTG0\_DP

USB20\_OTG0\_DM

USB20\_OTG0\_ID

USB20\_OTG0\_VBUSDET

USB2.0 OTG1

HS/FS/LS

USB20\_OTG1\_DP

USB20\_OTG1\_DM

USB2.0 PHY Power

for OTG0/1

5mA

USB20\_OTG\_AVDD0V9

30mA

USB20\_OTG\_AVDD1V8

10mA

USB20\_OTG\_AVDD3V3

SARADC

Operating Voltage=1.8V

SARADC\_IN0/GPIO4\_B0\_z

SARADC\_IN1/GPIO4\_B1\_z

SARADC\_IN2/GPIO4\_B2\_z

SARADC\_IN3/GPIO4\_B3\_z

60mA

OTP\_AVDD1V8/SARADC\_AVDD1V8

TSADC

1.5mA

TSADC\_VCC1V8

ACODEC

ACODEC\_ADC\_INP

ACODEC\_ADC\_INN

10mA


ACODEC\_ADC\_AVDD1V8

ACODEC\_ADC\_AVDD1V6

ACODEC\_ADC\_VCM


ACODEC\_ADC\_AVSS

SOC\_RK3506B  
BGA333\_13R3X11R3X1R25



SARADC\_IN0\_BOOT TABLE


Item	Rup	Rdown	ADC	BOOT MODE
LEVEL1	DNP	100K	0	USB (Maskrom mode)/SPI2APB
LEVEL2	100K	12K	110	SPI2APB
LEVEL3	100K	27K	217	FSPI--USB/SPI2APB
LEVEL4	100K	51K	345	
LEVEL5	100K	82K	461	
LEVEL6	100K	120K	558	SDMMC(eMMC/SD Card)--USB/SPI2APB
LEVEL7	100K	200K	682	
LEVEL8	100K	330K	785	
LEVEL9	100K	820K	912	
LEVEL10	10K	DNP	1023	FSPI--SDMMC(eMMC/SD Card)--USB/SPI2APB






Mode	RGB					BT1120	BT656	MCU				
	24bit	18bit	16bit	8bit	6bit	16bit	8bit	24bit	18bit	16bit	8bit	6bit
LCDC_DEN	DEN	DEN	DEN	DEN	DEN	--	--	RDN	RDN	RDN	RDN	RDN
LCDC_VSYN	VSYN	VSYN	VSYN	VSYN	VSYN	--	--	CSN	CSN	CSN	CSN	CSN
LCDC_HSYN	HSYN	HSYN	HSYN	HSYN	HSYN	--	--	WRN	WRN	WRN	WRN	WRN
LCDC_CLK	CLK	CLK	CLK	CLK	CLK	CLK	CLK	RS	RS	RS	RS	RS
LCDC_D23	D23	D17	D15	D7_m1	D5_m1	D15	D7_m1	D23	D17	D15	D7_m1	D5_m1
LCDC_D22	D22	D16	D14	D6_m1	D4_m1	D14	D6_m1	D22	D16	D14	D6_m1	D4_m1
LCDC_D21	D21	D15	D13	D5_m1	D3_m1	D13	D5_m1	D21	D15	D13	D5_m1	D3_m1
LCDC_D20	D20	D14	D12	D4_m1	D2_m1	D12	D4_m1	D20	D14	D12	D4_m1	D2_m1
LCDC_D19	D19	D13	D11	D3_m1	D1_m1	D11	D3_m1	D19	D13	D11	D3_m1	D1_m1
LCDC_D18	D18	D12	--	--	--	--	--	D18	D12	--	--	--
LCDC_D17	D17	--	--	--	--	--	--	D17	--	--	--	--
LCDC_D16	D16	--	--	--	--	--	--	D16	--	--	--	--
LCDC_D15	D15	D11	D10	D2_m1	D0_m1	D10	D2_m1	D15	D11	D10	D2_m1	D0_m1
LCDC_D14	D14	D10	D9	D1_m1	--	D9	D1_m1	D14	D10	D9	D1_m1	--
LCDC_D13	D13	D9	D8	D0_m1	--	D8	D0_m1	D13	D9	D8	D0_m1	--
LCDC_D12	D12	D8	D7	D7_m0	D5_m0	D7	D7_m0	D12	D8	D7	D7_m0	D5_m0
LCDC_D11	D11	D7	D6	D6_m0	D4_m0	D6	D6_m0	D11	D7	D6	D6_m0	D4_m0
LCDC_D10	D10	D6	D5	D5_m0	D3_m0	D5	D5_m0	D10	D6	D5	D5_m0	D3_m0
LCDC_D9	D9	--	--	--	--	--	--	D9	--	--	--	--
LCDC_D8	D8	--	--	--	--	--	--	D8	--	--	--	--
LCDC_D7	D7	D5	D4	D4_m0	D2_m0	D4	D4_m0	D7	D5	D4	D4_m0	D2_m0
LCDC_D6	D6	D4	D3	D3_m0	D1_m0	D3	D3_m0	D6	D4	D3	D3_m0	D1_m0
LCDC_D5	D5	D3	D2	D2_m0	D0_m0	D2	D2_m0	D5	D3	D2	D2_m0	D0_m0
LCDC_D4	D4	D2	D1	D1_m0	--	D1	D1_m0	D4	D2	D1	D1_m0	--
LCDC_D3	D3	D1	D0	D0_m0	--	D0	D0_m0	D3	D1	D0	D0_m0	--
LCDC_D2	D2	D0	--	--	--	--	--	D2	D0	--	--	--
LCDC_D1	D1	--	--	--	--	--	--	D1	--	--	--	--
LCDC_D0	D0	--	--	--	--	--	--	D0	--	--	--	--










SOC\_RK3506B  
BGA333\_13R3X11R3X1R25




SOC\_RK3506B  
BGA333\_13R3X11R3X1R25

		armsom		<a href="https://armsom.org/">https://armsom.org/</a>	
Project:		ArmSoM-FORGE1			
File:		SOC-RMII/SDMMC/GPIO			
Date:		Tuesday, March 25, 2025		Rev:	V1.0
Designed by:		Park	Reviewed by:	<Checker>	Sheet: 9 of 21

DDR3/DDR3L 1x16bit





Note:All the Power filter capacitors should be placed close to the power pins of DDR


<https://armsom.org/>

Project:	ArmSoM-FORGE1		
File:	DRAM_DDR3/DDR3L_96P_1X16bit		
Date:	Tuesday, March 25, 2025	Rev:	V1.0
Designed by:	Park	Reviewed by:	<Checker>
Sheet:	10 of 21		

# SPI Flash

NOTE:  
Refer to the latest AVL for parts selection.






armsom




<https://armsom.org/>

Project:	ArmSoM-FORGE1				
File:	Flash-SPI Flash				
Date:	Tuesday, March 25, 2025			Rev:	V1.0
Designed by:	Park	Reviewed by:	<Checker>	Sheet:	11 of 21




TF Card






# MIPI Panel Interface




## USB2.0 OTG0







## USB2.0 OTG1







## RTC



 <b>armsom</b>		<a href="https://armsom.org/">https://armsom.org/</a>	
<b>Project:</b>	<b>ArmSoM-FORGE1</b>		
<b>File:</b>	<b>USB-Port-RTC</b>		
<b>Date:</b>	Tuesday, March 25, 2025		Rev: V1.0
<b>Designed by:</b>	Park	<b>Reviewed by:</b>	<Checker> Sheet: 14 of 21

**FEPHYO**

Note:  
VCCIO\_RMII=3.3V



## PHY Address Config

PHY Address	PHYAD[1:0]
1 (default)	2'b01



**RMII REF\_CLK direction:**

(0 = RMII REF\_CLK PHY Output mode; 1 = RMII REF\_CLK PHY Input mode)



**Reference Clock input selection:**

(0 = Reference Clock from XTAC; 1 = Reference Clock from TXC)



**This pin is pulled high by an external 4.7Kohm.**

**This pin is used for the interrupt function only when in the RMI mode.**




**MII/RMII Selection: (Pull High for RMII mode(default) )**








**WOL/LED0 Selection: (0 = LED0 Mode(default); 1 = WOL(Wake-on-LAN) Mode)**



**UTP / Fiber Selection: (0 = UTP Mode(default); 1 = Fiber Mode)**



FEPHY1



PHY Address Config

PHY Address	PHYAD[1:0]
1 (default)	2'b01

RMII REF\_CLK direction:  
(0 = RMII REF\_CLK PHY Output mode; 1 = RMII REF\_CLK PHY Input mode)


Reference Clock input selection:  
(0 = Reference Clock from XTAC; 1 = Reference Clock from TXC)

This pin is pulled high by an external 4.7Kohm.  
This pin is used for the interrupt function only when in the RMII mode.

MII/RMII Selection: Pull High for RMII mode (default)

WOL/LED0 Selection: (0 = LED0 Mode(default); 1 = WOL(Wake-on-LAN) Mode)


UTP / Fiber Selection: (0 = UTP Mode(default); 1 = Fiber Mode)

<https://armsom.org/>

Project:	ArmSoM-FORGE1		
File:	Ethernet-FEPHY_RMII		
Date:	Tuesday, March 25, 2025	Rev:	V1.0
Designed by:	Park	Reviewed by:	<Checker>
Sheet:	16 of 21		




## ACODEC




Note:  
Use an independent  
I2C connection  
for RK730.

7 bit Address:  
Addr(CE) = H -->0x17(default)  
Addr(CE) = L -->0x16


## SPEAKER




Gain=Rf/(Ri +6k), Gain=576k/(75k +6k)=7.1  
Fc=196Hz



## MIC




## PHONE-JACK



## AUDIO-CONN

[20] RS485\_A\_CON  
[20] RS485\_B\_CON  
[20] CAN\_L\_CON  
[20] CAN\_H\_CON



U2206  
TMI3112H / LF3202AB5F  
SO<sup>23</sup> 23 5

VCC5V0\_SYS

C2221  
100nF  
X5R  
10V  
C0402

R2218  
150k

R0201

C2224  
100nF  
X5R  
10V  
C0201

VIN

GND

EN

FB/OUT

Vih=1.5V

LX

3

5

FB=0.6V

Default: 3.3V

C2219  
100pF  
C0201  
COG  
50V

R2219  
100k  
1%  
R0201

R2220  
22k  
1%  
R0201

VCC\_3V3

C2222  
22uF  
X5R  
6.3V  
C0603

L2203  
WPM252012H10MT  
3.0A  
IND\_252012

**VCC\_DDR**  
**step 2**

**VCC5V0\_SYS**

**C2203**  
4.7uF  
X5R 10V  
C0402

**R2202** 100k  
**R0201**

**U2Z01**  
TM3112H / LP302AB5F  
SOT\_23 5

**EN**  $V_{ih}=1.5V$

**C2207** 100nF  
X5R 10V  
C0201

**L2201**  
WPM252012H1R0MT  
3.0A  
IND\_252012

**Default: 1.36V**

**R2201** 127k  
1V  
R0201

**R2204** 100k  
1V  
R0201


**VCC\_DDR**

**C2204** 22uF  
X5R 6.3V  
C0603

[illegible]

VCC\_1V8

Digital	Power: SOC	IO, WIFI	eMMC...
Analog	Power: SOC	USB, MIC...	
Analog	Power: SOC	PLL/OSC (ONLY)	

[illegible]

# VCC5V0\_SYS

VCC12V\_SYS

4.5V<VIN<18V

U2207  
TMI3252SH  
SOT\_23\_6

VIN SW 6  
GND BOOT 1  
EN FBK 3

2  
100nF  
C0402 X5R 25V

FBK=0.6V

C2228 100pF  
C0G 50V C0201

R2222 75K 1% R0201

R2225 10K 1% R0201

C2229 22uF X5R 10V C0805

C2230 22uF X5R 10V C0805

C2231 100nF X5R 10V C0402

R2223 4.7K R0603

VCC5V0\_SYS

C2226 22uF X5R 25V C0805

C2227 100nF X5R 25V C0402

R2221 100K R0201

>8V ---> ON  
VENH min=1.5V

R2224 NC R0201

C2232 100nF X5R 25V C0201


C2501 22uF X5R 10V C0805





C2502 22uF X5R 10V C0805

C2509 22uF X5R 10V C0805

armsom <https://armsom.org/>

Project:		ArmSoM-FORGE1	
File:		Power-DC IN	
Date:	Monday, March 31, 2025	Rev:	V1.0
Designed by:	Park	Reviewed by:	<Checker>
Sheet:	19 of 21		



[illegible][illegible][illegible]

## 1

**A**