Part 2

Constraint File

```
## Switches
set property PACKAGE PIN V17 [get ports {c}]
      set property IOSTANDARD LVCMOS33 [get_ports {c}]
set property PACKAGE PIN V16 [get ports {b}]
      set property IOSTANDARD LVCMOS33 [get ports {b}]
set property PACKAGE PIN W16 [get ports {a}]
      set property IOSTANDARD LVCMOS33 [get_ports {a}]
set property PACKAGE PIN W17 [get ports {e}]
      set property IOSTANDARD LVCMOS33 [get_ports {e}]
## LEDs
set property PACKAGE PIN U16 [get ports {d7}]
  set property IOSTANDARD LVCMOS33 [get_ports {d7}]
set property PACKAGE PIN E19 [get ports {d6}]
  set property IOSTANDARD LVCMOS33 [get ports {d6}]
set property PACKAGE PIN U19 [get ports {d5}]
  set property IOSTANDARD LVCMOS33 [get_ports {d5}]
set property PACKAGE PIN V19 [get ports {d4}]
  set property IOSTANDARD LVCMOS33 [get_ports {d4}]
set property PACKAGE PIN W18 [get ports {d3}]
 set property IOSTANDARD LVCMOS33 [get ports {d3}]
set property PACKAGE PIN U15 [get ports {d2}]
 set property IOSTANDARD LVCMOS33 [get_ports {d2}]
set property PACKAGE PIN U14 [get ports {d1}]
 set property IOSTANDARD LVCMOS33 [get ports {d1}]
set property PACKAGE PIN V14 [get ports {d0}]
  set property IOSTANDARD LVCMOS33 [get_ports {d0}]
```


Part 3

Code of Module for Structural Modeling


Part 3: BCD to 7 segment LED display

Truth Table


i3 12 1, 10	abcdefg
0000	0 0 0 0 0 0 1
0001	1 0 0 1 1 1 1
0 0 1 0	0 0 1 0 0 1 0
0011	0 0 0 0 1 1 0
0 1 00	1001100
0 1 01	0100100
0110	0 1 0 0 0 0 0
0 0 1	0001111
1 0 0 0	0 0 0 0 0 0 0
1001	0 0 0 1 100
1011	
1 100	
1 101	1 1 1 1 1
1 110	
1 1 1	11, 1, 1, 1, 1, 1




KMAPS



A=1312+131,+121,10 +13121,10



B = iziz+ izi, + izi, i + izi, i o



```
// Create Date: 02/27/2019 06:38:59 PM
// Design Name:
// Module Name: BCD_Structural
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// i3dditional Comments:
//Arman
//aak2464
module BCD_Seg_Display(
 input i0,
 input i1,
 input i2,
 input i3,
 output an0,
 output an1,
 output an2,
 output an3,
 output a,
 output b,
 output c,
 output d,
 output e,
 output f,
 output g,
 output dp
 );
 //wires for outputs
 wire and m0, and m1, and m2, and m3, and m4, and m5, and m6,
 and_m7, and_m8, and_m9, and_m10, and_m11, and_m12, and_m13, and_m14, and_m15,
not i3, not i2, not i1, not i0;;
```

```
assign an0=1'b0;
 assign an1=1'b1;
 assign an2=1'b1;
 assign an3=1'b1;
 assign dp = 1'b1;
//Instantiating Not gates
not n0 (not_i3, i3);
not n1 (not i2, i2);
not n2 (not i1, i1);
not n3 (not i0, i0);
//make AND gates
and m0 (and m0, i3, i2);
and m1 (and m1, i3, i1);
and m2 (and m2, i2, not i1, not i0);
and m3 (and m3, not i3, not i2, not i1, i0);
and m4 (and m4, i2, not i1, i0);
and m5 (and m5, i2, i1, not i0);
and m6 (and m6, not i2, i1, not i0);
and m7 (and m7, not i3, not i2, not i1, i0);
and m8 (and m8, i2, i1, i0);
and m9 (and m9, not i3, i2, not i1);
and m10 (and_m10, not_i3, i0);
and m11 (and m11, i1, i0);
and m12 (and m12, not_i3, not_i2, i0);
and m13 (and m13, not i3, not i2, not i1);
and m14 (and m14, not i2, i1);
and m15 (and m15, i3, not i1, i0);
//set up the OR gates
or agate (a, and m0, and m1, and m2, and m3);
or bgate (b, and m0, and m1, and m4, and m5);
or cgate (c, and m0, and m1, and m6);
or dgate (d, and m0, and m1, and m2, and m7, and m8, and m15);
or egate (e, and m0, and m1, and m9, and m10, i0);
or fgate (f, and m0, and m1, and m11, and m12, and m14);
or ggate (g, and m0, and m1, and m13, and m8);
```

endmodule

Code of Testbench for Structural Modeling

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 02/27/2019 06:39:54 PM
// Design Name:
// Module Name: tb BCD Structural
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//Arman Khondker
//aak2464
module tb_BCD_structural;
 reg i3;
 reg i2;
 reg i1;
 reg i0;
 wire a,b,c,d,e,f,g, an0, an1, an2, an3, dp;
  BCD_Seg_Display uut(
   .i3(i3),
   .i2(i2),
   .i1(i1),
   .i0(i0),
   .a(a),
   .b(b),
   .c(c),
```

```
.d(d),
  .e(e),
  .f(f),
  .g(g),
  .an0 (an0),
  .an1 (an1),
  .an2 (an2),
  .an3 (an3),
  .dp (dp)
);
initial begin
  i3 = 0;
  i2 = 0;
  i1 = 0;
  i0 = 0;
  #50
  i3 = 0;
  i2 = 0;
  i1 = 0;
  i0 = 0;
  $display ("TC01");
  if ({a,b,c,d,e,f,g}!= 7'b0000001)$display ("Result is Wrong");
  i3 = 0;
  i2 = 0;
  i1 = 0;
  i0 = 1;
  #50
  $display ("TC02");
  if({a,b,c,d,e,f,g}!= 7'b1001111) $display ("Result is Wrong");
  i3 = 0;
  i2 = 0;
  i1 = 1;
  i0 = 0;
  #50
  $display ("TC03");
  if( {a,b,c,d,e,f,g}!= 7'b0010010) $display ("Result is Wrong");
```

```
i3 = 0;
i2 = 0;
i1 = 1;
i0 = 1;
#50
$display ("TC04");
if( {a,b,c,d,e,f,g}!= 7'b0000110) $display ("Result is Wrong");
i3 = 0;
i2 = 1;
i1 = 0;
i0 = 0;
#50
$display ("TC05");
if({a,b,c,d,e,f,g}!= 7'b1001100) $display ("Result is Wrong");
i3 = 0;
i2 = 1;
i1 = 0;
i0 = 1;
#50
$display ("TC06");
if({a,b,c,d,e,f,g}!= 7'b0100100) $display ("Result is Wrong");
i3 = 0;
i2 = 1;
i1 = 1;
i0 = 0;
#50
$display ("TC07");
if({a,b,c,d,e,f,g}!= 7'b0100000) $display ("Result is Wrong");
i3 = 0;
i2 = 1;
i1 = 1;
i0 = 1;
#50
$display ("TC08");
if({a,b,c,d,e,f,g}!= 7'b0001111) $display ("Result is Wrong");
i3 = 1;
i2 = 0;
i1 = 0;
i0 = 0;
```

```
#50
$display ("TC09");
if({a,b,c,d,e,f,g}!= 7'b0000000) $display ("Result is Wrong");
i3 = 1;
i2 = 0;
i1 = 0;
i0 = 1;
#50
$display ("TC10");
if({a,b,c,d,e,f,g}!= 7'b0001100) $display ("Result is Wrong");
i3 = 1;
i2 = 0;
i1 = 1;
i0 = 0;
#50
$display ("TC11");
if({a,b,c,d,e,f,g}!= 7'b1111111) $display ("Result is Wrong");
i3 = 1;
i2 = 0;
i1 = 1;
i0 = 1;
#50
$display ("TC12");
if({a,b,c,d,e,f,g}!= 7'b1111111) $display ("Result is Wrong");
i3 = 1;
i2 = 1;
i1 = 0;
i0 = 0;
#50
$display ("TC13");
if({a,b,c,d,e,f,g}!= 7'b1111111) $display ("Result is Wrong");
i3 = 1;
i2 = 1;
i1 = 0;
i0 = 1;
#50
$display ("TC14");
if({a,b,c,d,e,f,g}!= 7'b1111111) $display ("Result is Wrong");
```

```
i3 = 1;
i2 = 1;
i1 = 1;
i0 = 0;
#50
$display ("TC15");
if({a,b,c,d,e,f,g}!= 7'b1111111) $display ("Result is Wrong");

i3 = 1;
i2 = 1;
i1 = 1;
i0 = 1;
#50
$display ("TC16");
if({a,b,c,d,e,f,g}!= 7'b1111111) $display ("Result is Wrong");
end
```

endmodule

Constraint File

```
## Switches
set property PACKAGE PIN V17 [get ports {i0}]
 set property IOSTANDARD LVCMOS33 [get ports {i0}]
set property PACKAGE PIN V16 [get ports {i1}]
 set property IOSTANDARD LVCMOS33 [get ports {i1}]
set property PACKAGE PIN W16 [get ports {i2}]
  set property IOSTANDARD LVCMOS33 [get ports {i2}]
set_property PACKAGE_PIN W17 [get_ports {i3}]
 set property IOSTANDARD LVCMOS33 [get ports {i3}]
##7 segment display
set_property PACKAGE_PIN W7 [get_ports {a}]
 set_property IOSTANDARD LVCMOS33 [get_ports {a}]
set_property PACKAGE_PIN W6 [get_ports {b}]
  set property IOSTANDARD LVCMOS33 [get_ports {b}]
set_property PACKAGE_PIN U8 [get_ports {c}]
  set property IOSTANDARD LVCMOS33 [get_ports {c}]
set property PACKAGE PIN V8 [get ports {d}]
 set property IOSTANDARD LVCMOS33 [get_ports {d}]
```

set_property PACKAGE_PIN U5 [get_ports {e}]
set_property IOSTANDARD LVCMOS33 [get_ports {e}]
set_property PACKAGE_PIN V5 [get_ports {f}]
set_property IOSTANDARD LVCMOS33 [get_ports {f}]
set_property PACKAGE_PIN U7 [get_ports {g}]
set_property IOSTANDARD LVCMOS33 [get_ports {g}]

set_property PACKAGE_PIN V7 [get_ports dp]
set_property IOSTANDARD LVCMOS33 [get_ports dp]

set_property PACKAGE_PIN U2 [get_ports {an0}]
set_property IOSTANDARD LVCMOS33 [get_ports {an0}]
set_property PACKAGE_PIN U4 [get_ports {an1}]
set_property IOSTANDARD LVCMOS33 [get_ports {an1}]
set_property PACKAGE_PIN V4 [get_ports {an2}]
set_property IOSTANDARD LVCMOS33 [get_ports {an2}]
set_property PACKAGE_PIN W4 [get_ports {an3}]
set_property IOSTANDARD LVCMOS33 [get_ports {an3}]

