

a. design

Combinational part design



FSM design



Verilog Description of SS

```
module Selection Sort(input clk, incp1, incp2, inz, ldp2, sadp1,
    wire [7:0] ns p1, ns p2;
    reg [7:0] ps p1, ps p2;
    wire [15:0] ns d1, ns d2;
    reg [15:0] ps d1, ps d2;
    wire [7:0] p1 next, p2 next;
    always@(posedge clk) begin
        ps d1<=ns d1;
       ps d2<=ns d2;
        ps p1<=ns p1;
        ps p2<=ns p2;
    end
    assign {co1 , p1 next} = ps p1 + 8'd1;
    assign \{co2, p2 next\} = ps p2 + 8'd1;
    assign ns p1 = inz ? 8'd0 : incp1 ? p1 next : ps p1;
    assign ns p2 = ldp2 ? p1 next : incp2 ? p2 next : ps p2;
    assign ns_d1 = ldd1 ? data in : swpd1 ? ps d2 : ps d1;
    assign ns d2 = ldd2 ? data in : ps d2;
    assign swp = (ps d1 > ps d2) ? 1'b1 : 1'b0;
    assign data out = sdd1 ? ps d1 : sdd2 ? ps d2 : 16'd0;
    assign address = sadp1 ? ps p1 : sadp2 ? ps p2 : 16'd0;
endmodule
```

Timescale Ins/ins

module SS(input [15:0] outflow ,input clk, start, membdy, output membed, membrite, done, output [7:0] addribus, output [15:0] influs, output [15:0] ps, output sep, col, col;


wire incpl, incpl, incpl, sedpl, sedp

```
always@(ps, start, co1, co2, swp, memRdy) begin
   ns=4'd0;
        case(ps)
            0: ns = start ? ps + 4'd1 : ps;
            1: ns = start ? ps : ps + 4'd1;
            2: ns = memRdy ? ps + 4'd1 : ps;
            3: ns = memRdy ? ps + 4'd1 : ps;
            4: ns = swp ? ps + 4'd1 : 4'd7;
            5: ns = memRdy ? ps + 4'd1 : ps;
            6: ns = memRdy ? ps + 4'd1 : ps;
            7: ns = co2 ? ps + 4'd1 : 4'd3;
            8: ns = co1 ? 4'd0 : 4'd2;
            default: ns = 4'd0;
        endcase
end
always@(posedge clk) begin
   ps<=ns;
end
assign done = (ps==4'd0) ? 1'b1 : 1'b0;
assign inz = (ps==4'd1) ? 1'b1 : 1'b0;
assign ldp2 = (ps==4'd2) ? 1'b1 : 1'b0;
assign sadp1 = (ps==4'd2 || ps==4'd6) ? 1'b1 : 1'b0;
assign ldd1 = (ps==4'd2) ? 1'b1 : 1'b0;
assign read mem = (ps==4'd2 || ps==4'd3) ? 1'b1 : 1'b0;
assign ldd2 = (ps==4'd3) ? 1'b1 : 1'b0;
assign sadp2 = (ps==4'd3 || ps==4'd5) ? 1'b1 : 1'b0;
assign write_mem = (ps==4'd5 || ps==4'd6) ? 1'b1 : 1'b0;
assign sdd1 = (ps==4'd5) ? 1'b1 : 1'b0;
assign sdd2 = (ps==4'd6) ? 1'b1 : 1'b0;
assign swpd1 = (ps==4'd6) ? 1'b1 : 1'b0;
assign incb2 = (ps==4'd7) ? 1'b1 : 1'b0;
assign incp1 = (ps==4'd8) ? 1'b1 : 1'b0;
```

Test Bench

```
timescare ins/ins
module SS_TB();
 reg clk = 0;
 reg start = 0;
 wire rst = 0;
 wire memRead, memWrite, memRdy, done, swp;
 wire [7:0] addrBus;
 wire [15:0] inBus;
 wire [15:0] outBus;
 wire [3:0] ps;
 SS UTT (outBus , clk, start, memRdy, memRead, memWrite, done, addrBus, inBus, ps, swp, col, co2);
 Memory UUT (clk, rst, memRead, memWrite, addrBus, inBus, memRdy, outBus);
 initial repeat(1000) # 13 clk = ~clk;
   initial begin
            #43 start = 1'bl;
            #43 start = 1'b0;
           #10000 @stop:
   end
```


endmodule




c. Quartus synthesize


RTL viewer

	Task
1	✓ Compile Design
1	> Analysis & Synthesis
1	> Fitter (Place & Route)
1	> Assembler (Generate programn
-	> Timing Analysis




Map Technology viwer PM






Map technology viewer PF





Justify quartus synthesize




Extra part

Synthesize in LE mode





Top View - Wire Bond Cyclone IV GX - EP4CGX15BF14A7



Synthesize in RAM mode

Top View - Wire Bond Cyclone IV GX - EP4CGX15BF14A7

