



Simulation

A:









در تصویر اول کلیت بخش combinational را میبینیم و تصویر دوم مولد خروجی error است.


مثلث های آبی سیگنال هایی هستند که ما به کنترلر مدار میفرستیم.

دایره های آبی سیگنال هایی هستند که کنترلر میفرستد. تصویر سوم باز شده Demultiplexer است.

تصویر زیر مربوط به کنترلر MSSD است.

در کل **state** برای کنترلر داریم.

B:



files:


MSSD.v

MSSD.CONTROL

MSSD.module

C:

```
timescale 1ns/1ns
module MSSD TB();
    logic CLK= 0;
    logic SERIN = 1;
    logic reset = 0;
    logic DONE, ON, CI, ERROR, OUTVAL, P0, P1, P2, P3;
    logic [3:0] PS;
    logic [1:6] LD;
    logic [3:6] S0, S1;
    logic [1:0] D;
    MSSD_combinational UUT(SERIN, CLK, CI, ON, LD, S0, S1, DONE, P0, P1, P2, P3, ERROR,OUTVAL, D);
    MSSD_controler UTT(reset, CLK, SERIN, DONE, LD, S0, S1, CI, ON, PS);
    initial repeat(1000) # 13 CLK = ~CLK;
    initial begin
            #43 SERIN = 1'b0;
            #159 SERIN = 1'b1;
            #26 SERIN = 1'b0;
            #26 SERIN = 1'b1;
            #26 SERIN = 1'b0;
            #19 SERIN = 1'b1;
            #20 SERIN = 1'b0;
            #10 reset = 1'b1;
            #200 $stop;
    end
endmodule
```



Netlist Synthesis (basic gates target)

A:

```
C:\Users\Digi Max\Desktop\New folder\yosys.exe
 found and reported 0 problems.
 yosys> dfflibmap -liberty mycells.lib
 Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
   create mapping for $_DFF_N_ from mapping for $_DFF_P_.
   final dff cell mappings:
    DFF _DFF_N_ (.C(~C), .D( D), .Q( Q));
    DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    unmapped dff cell: $ DFF NN0
    unmapped dff cell: $ DFF NN1
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $ DFF NP1
    unmapped dff cell: $_DFF PN0
    unmapped dff cell: $ DFF PN1
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $ DFF PP1
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $ DFFSR NNP
    unmapped dff cell: $ DFFSR NPN
    unmapped dff cell: $ DFFSR_NPP
    unmapped dff cell: $ DFFSR PNN
    unmapped dff cell: $ DFFSR PNP
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_
 Mapping DFF cells in module `\MSSD':
C:\Users\Digi Max\Desktop\New folder\yosys.exe
=== MSSD ===
  Number of wires:
                                  113
  Number of wire bits:
                                  137
  Number of public wires:
                                   19
                                  43
  Number of public wire bits:
  Number of memories:
                                   0
  Number of memory bits:
                                    0
                                    0
  Number of processes:
  Number of cells:
                                  126
    $ AND
                                    9
    $ A013
                                    4
    $ DFF PPØ
                                    4
                                    9
    $ DFF P
    $ MUX
                                   16
                                   17
    $ NAND
```

Executing CHECK pass (checking for obvious problems).
 checking module MSSD..
 found and reported 0 problems.

\$_NOR_ \$ NOT

\$ OAI3

\$_0AI4_

\$_OR_ \$_XNOR_

\$_XOR_

23

16


4

13

9


```
.2. Re-integrating ABC results.
ABC RESULTS:
                            NAND cells:
                                               35
ABC RESULTS:
                             NOR cells:
                             NOT cells:
ABC RESULTS:
                                               28
                     internal signals:
ABC RESULTS:
                                               94
                        input signals:
ABC RESULTS:
                       output signals:
ABC RESULTS:
                                               19
Removing temp directory.
```


B:





Synthesis and post-synthesis simulation (FPGA target)

C&D:










E&F&G:



*مقادیر ناخواسته بسیار کمتری نسبت به مدل اولیه دارد. *فلیپ فلاپ ها تاخیر دارند بیشتری دارند.

*مقادیر خروجی نیی با تاخیر از سر کلاک ظاهر میشوند. که البته به مدل طبیعی یک مدار نزدیک تر است.