



a. design

Combinational part design



FSM design



b. verilog

Verilog Description of SS

```
module Selection_Sort(input clk, incp1, incp2, inz, ldp2, sadp1,
    wire [7:0] ns_p1, ns_p2;
    reg [7:0] ps_p1, ps_p2;
    wire [15:0] ns_d1, ns_d2;
    reg [15:0] ps_d1, ps_d2;
    wire [7:0] p1_next, p2_next;

    always@(posedge clk) begin
        ps_d1<=ns_d1;
        ps_d2<=ns_d2;
        ps_p1<=ns_p1;
        ps_p2<=ns_p2;
    end

    assign {co1 , p1_next} = ps_p1 + 8'd1;
    assign {co2 , p2_next} = ps_p2 + 8'd1;
    assign ns_p1 = inz ? 8'd0 : incp1 ? p1_next : ps_p1;
    assign ns_p2 = ldp2 ? p1_next : incp2 ? p2_next : ps_p2;
    assign ns_d1 = ldd1 ? data_in : swpd1 ? ps_d2 : ps_d1;
    assign ns_d2 = ldd2 ? data_in : ps_d2;
    assign swp = (ps_d1 > ps_d2) ? 1'b1 : 1'b0;
    assign data_out = sdd1 ? ps_d1 : sdd2 ? ps_d2 : 16'd0;
    assign address = sadp1 ? ps_p1 : sadp2 ? ps_p2 : 16'd0;

endmodule
```

timescale 1ns/100

```
module SS(input [15:0] outBus ,input clk, start, memRdy, output memRead, memWrite, done, output [7:0] addrBus, output [15:0] inBus, output [2:0] ps, output swp, col, co2);
    wire incp1, incp2, inz, ldp2, sadp1, sadp2, sdd1, sdd2, ldd1, ldd2, swpd1;
    SS_controller UUT(clk, start, col, co2, swp, memRdy, incp1, incp2, inz, ldp2, sadp1, sadp2, sdd1, sdd2, ldd1, ldd2, swpd1, memRead, memWrite, done, ps);
    Selection_Sort UTI(clk, incp1, incp2, inz, ldp2, sadp1, sadp2, sdd1, sdd2, ldd1, ldd2, swpd1, outBus, inBus, addrBus, swp, col, co2);
endmodule
```

```

always@(ps, start, co1, co2, swp, memRdy) begin
    ns=4'd0;
    case(ps)
        0: ns = start ? ps + 4'd1 : ps;
        1: ns = start ? ps : ps + 4'd1;
        2: ns = memRdy ? ps + 4'd1 : ps;
        3: ns = memRdy ? ps + 4'd1 : ps;
        4: ns = swp ? ps + 4'd1 : 4'd7;
        5: ns = memRdy ? ps + 4'd1 : ps;
        6: ns = memRdy ? ps + 4'd1 : ps;
        7: ns = co2 ? ps + 4'd1 : 4'd3;
        8: ns = co1 ? 4'd0 : 4'd2;
        default: ns = 4'd0;
    endcase
end

```

```

always@(posedge clk) begin
    ps<=ns;
end

```

```

assign done = (ps==4'd0) ? 1'b1 : 1'b0;
assign inz = (ps==4'd1) ? 1'b1 : 1'b0;
assign ldp2 = (ps==4'd2) ? 1'b1 : 1'b0;
assign sadp1 = (ps==4'd2 || ps==4'd6) ? 1'b1 : 1'b0;
assign ldd1 = (ps==4'd2) ? 1'b1 : 1'b0;
assign read_mem = (ps==4'd2 || ps==4'd3) ? 1'b1 : 1'b0;
assign ldd2 = (ps==4'd3) ? 1'b1 : 1'b0;
assign sadp2 = (ps==4'd3 || ps==4'd5) ? 1'b1 : 1'b0;
assign write_mem = (ps==4'd5 || ps==4'd6) ? 1'b1 : 1'b0;
assign sdd1 = (ps==4'd5) ? 1'b1 : 1'b0;
assign sdd2 = (ps==4'd6) ? 1'b1 : 1'b0;
assign swpd1 = (ps==4'd6) ? 1'b1 : 1'b0;
assign incp2 = (ps==4'd7) ? 1'b1 : 1'b0;
assign incp1 = (ps==4'd8) ? 1'b1 : 1'b0;

```



Test Bench

```
timescale ns/1ns
module SS_TB();

    reg clk = 0;
    reg start = 0;
    wire rst = 0;
    wire memRead, memWrite, memRdy, done, swp;
    wire [7:0] addrBus;
    wire [15:0] inBus;
    wire [15:0] outBus;
    wire [3:0] ps;

    SS_UTT(outBus , clk, start, memRdy, memRead, memWrite, done, addrBus, inBus, ps, swp, col, co2);
    Memory_UUT(clk, rst, memRead, memWrite, addrBus, inBus, memRdy, outBus);




    initial repeat(1000) # 13 clk = ~clk;
        initial begin
            #43 start = 1'b1;
            #43 start = 1'b0;
            #10000 $stop;
        end
endmodule
```





c. Quartus synthesize

RTL viewer


	Task
✓	▼ ▶ Compile Design
✓	> ▶ Analysis & Synthesis
✓	> ▶ Fitter (Place & Route)
✓	> ▶ Assembler (Generate program)
✓	> ▶ Timing Analysis



Map Technology viewer PM





Justify quartus synthesize




Extra part

Synthesize in LE mode






+	/SS_TB/addrBus	00000000
	/SS_TB/clk	1
	/SS_TB/done	5d0
	/SS_TB/inBus	0000000000000000
+	/SS_TB/memRdy	5d1
	/SS_TB/memRead	5d0
	/SS_TB/memWrite	5d0
+	/SS_TB/outBus	0000000000000000 100
	/SS_TB/start	0



Top View - Wire Bond

Cyclone IV GX - EP4CGX15BF14A7



Synthesize in RAM mode

Top View - Wire Bond

Cyclone IV GX - EP4CGX15BF14A7

