Corpus Size	Small (1.1 MB)	Medium (3.5 MB)	Large (11.5MB)	Very Large (35.5 MB)	Huge (120 MB)
Model					
Serial CPU	0.83	2.47	8.64	26.05	86.53
GPU + OpenMP	0.59	1.90	6.22	19.48	62.22
GPU + stream + OpenMP	0.59	1.90	6.48	19.15	62.40
GPU + stream + OpenMP	0.59	1.90	6.48	19.15	62.40

*10 Execution


برای stemming از یک نوعالگوریتم script استفاده شده است و tokenization به کمک کتابخانه ی boost پیاده سازی شده است. بعلاوه قبل از پر دازش بروی متن با استفاده script های ساده که داخل فایل zip هستند، حروف noise را حذف کرده. برای stopword ها از یک لیست معتبر که در tokenization sentencepiece قرار داشت استفاده کردم. امکان موازی سازی عملیات ها در gpu مخصوصا stemming و stemming و جود ندارد زیرا divergence بسیار زیاد است و با یک نگاه سطحی میتوان فهمید که شدنی نیست. تنها حالت ممکن استفاده از مدل های subword tokenization است که تمرین دادن آنها زمان زیادی میبر د و در این مدت زمان ممکن نبود. اگرچه حتی خود این مدل ها هم کاملا مناسب نیستند (نمیتوان تمام بخش هارا موازی سازی کرد) برای بخش کار با openmp چالش هایی و جود دارد به طور مثال نمیتوان پیش پردازش را به تسک های ریز تقسیم کرد، چرا که از یک دیگر مستقل نیستند و باید به ترتیب اجرا شوند. تنها بخش موازی شده استفاده از نخ openmp برای اجرای اهدامه بروی گونه ای که به یک نخ به عنوان وظیفه راه اندازی و اجرای کرنل cuda سپرده شده است. بیشتر پردازش در این قسمت برنامه بروی cpu است که از تصویر cpu است.


صلاحیت اسناد: یک معیار برای اندازه گیری کیفیت مجموعه اسناد اندازه گیری نسبت اندازه دیکشنری به تعداد کل کلمات است. با توجه به نمودار ترسیم شده که با قانون heaps همخوانی دارد میتوان گفت که اسناد به لحاظ تنوع کلمات مناسب هستند و حالت خاص نیستند.

جالش:

- 1. مسعله چه خواسته است
- 2. تحقیق اینکه چه چیز را میتوان موازی کرد و چه چیزی را نمیشه
 - 3. انتظار چه speedup را باید داشته باشم
- 4. ترکیب تکنولوژی های مختلف مانند cuda, openmp چالش های زیادی داشت. Cmake را نمیشناختم. کامپایل و لینک کردن را بلد نبودم و داکیومنت خوب به اندازه ی کافی نبود.
- 5. انتظار اشتباه از مدل های مختلف داشتم به طور مثال فکر میکردم که sentencepiece یک tokenizer کامل است که اینطور نبود و زمان زیادی صرف راه اندازی آن هدر رفت.

SMALL: Most Frequent Word: (said:1590)	Dictionary Size: 17783	Total Counts: 192444	
MED: Most Frequent Word: (said:4962)	Dictionary Size: 33401	Total Counts: 575106	
LARGE: Most Frequent Word: (said:16521)	Dictionary Size: 70296	Total Counts: 2019437	
VLAR: Most Frequent Word: (said:49456)	Dictionary Size: 132116	Total Counts: 6070588	
HUGE: Most Frequent Word: (said:164635)	Dictionary Size: 260695	Total Counts: 20236831	






قسمت زیرین تنها مربوط به اجرای الگوریتم histogram است.Speedup ها به نسبت حالت سریال محاسبه شده اند. در کل به دلیل اینکه حجم پردازش بسیار نبست به دسترسی و کار با حافظه کمتر است گرفتن speedup خیلی بالا در حالت استفاده از msight systems از یاد نیست. در پایین هم در عکس تحلیل nsight systems قابل مشاهده است که حتی با اینکه کرنل ها با حافظه موازی شده اند همچنان مقدار زیادی از زمان gpu محسابه انجام نمیدهد. مخصوصا اینکه خود استفاده از عملیات اتمی هزینه بالایی دارد و قابل پیاده سازی در shared memory برای تعداد bin های بالا (تعداد کلمات دیکشنری) را ندارد. البته میتوان از روش data

output decomposition استفاده کرد که لازمه ی آن حرکت هر نخ بروی کل آرایه ها است که طبیعتا قرار نیست speedup بدهد.

تصویر اولی برای حالت بدون shared memory و دومی برای حالت با shared memory است. Record.txt شامل اجرا های مختلف الگوریتم histogram است.



The state of the s	Page: Details Result Current 566 - hist_inGlobal	itt. 1 - 566 - hist_in ▼ ▼ Add Baselin Time Cycles Regs GPU (_ 37.66 usecond 52,342 16 0 - NVI		SM Frequency CC Proces 10 1.39 cycle/nsecond 7.5 [27732]	
***************************************	► GPU Speed Of Light Thro High-level overview of the throug	hput for compute and memory resources of t	he GPU. For each unit	All t, the throughput reports the achieved	percentage of utilization with
Section 1 Sectio	respect to the theoretical maximi contributor. High-level overview of Compute (SM) Throughput [%]	um. Breakdowns show the throughput for eac of the utilization for compute and memory res	h individual sub-metr ources of the GPU pre 2.33 Duration lused	esented as a roofline chart.	identify the highest
	Memory Throughput [%] L1/TEX Cache Throughput [%]		5.26 Elapsed Cycle 6.52 SM Active Cyc	s [cycle]	52,342 46,824.21
	L2 Cache Throughput [%] DRAM Throughput [%]		5.26 SM Frequency 7.67 DRAM Frequer		1.39 5.97
	⚠ Small Grid This kerne	el grid is too small to fill the available resource	es on this device, resu	Iting in only 0.8 full waves across all S	SMs. Look at
	Roofline Analysis	ne ratio of peak float (fp32) to double (fp64) p	erformance on this d	evice is 32:1. The kernel achieved 0%	of this device's fp32 peak
The state of the s	▶ Compute Workload Analy	erformance and 0% of its fp64 peak performan	nce. See the @ Kernel	Profiling Guide for more details on ro	ofline analysis.
	Detailed analysis of the compute	resources of the streaming multiprocessors (very high utilization might limit the overall pe	(SM), including the ac	hieved instructions per clock (IPC) and	
	Executed Ipc Elapsed [inst/cycle Executed Ipc Active [inst/cycle]		0.06 SM Busy [%] 0.07 Issue Slots Bu:	sy [%]	1.69 1.69
	Issued Ipc Active [inst/cycle]		0.07		
.	↑ Low Utilization All C	ompute pipelines are under-utilized. Either this unch Statistics and Decheduler Statistics sect	s kernel is very small i lions for further detail	or it doesn't issue enough warps per s is.	
	Memory Workload Analysis Detailed analysis of the memory	resources of the GPU. Memory can become a	limiting factor for the	e overall kernel performance when full	All Q
	hardware units (Mem Busy), exha issuing memory instructions (Me	susting the available communication bandwid m Pipes Busy). Detailed chart of the memory	dth between those un units. Detailed tables	its (Max Bandwidth), or by reaching th	e maximum throughput of
	Memory Throughput [Gbyte/sec L1/TEX Hit Rate [%] L2 Hit Rate [%]		4.64 Mem Busy [%] 0 Max Bandwidt 1.18 Mem Pipes Bu		22.19 25.26 2.33
Appendix App	▶ Scheduler Statistics		T.TO INCITE IPES OF		۵
	the pool (Theoretical Warps) is lii	thedulers issuing instructions. Each scheduler mited by the launch configuration. On every configuration and the launch configuration of the launch configuration.	ycle each scheduler cl	hecks the state of the allocated warps	in the pool (Active Warps).
	to issue one or more instructions indicates poor latency hiding.	(Eligible Warps) are ready to issue their next in (Issued Warp). On cycles with no eligible war	ps, the issue slot is sk	set of eligible warps the scheduler seli cipped and no instruction is issued. Hi	ects a single warp from which aving many skipped issue slots
	Active Warps Per Scheduler [war Eligible Warps Per Scheduler [wa		5.87 No Eligible [%] 0.02 One or More El		98.30 1.70
	Issued Warp Per Scheduler	Every scheduler is capable of issuing one in	0.02	ut for this karnal each echadular only	ecuse an instruction awary
	⚠ Issue Slot Utilization	58.8 cycles. This might leave hardware reso of 8 warps per scheduler, this kernel allocat	ources underutilized a es an average of 5.87	and may lead to less optimal perform: 7 active warps per scheduler, but only	ance. Out of the maximum an average of 0.02 warps
	A ISSUE SIOT OTHER ATION	were eligible per cycle. Eligible warps are th no eligible warp results in no instruction be warps, reduce the time the active warps are	ing issued and the is:	sue slot remains unused. To increase	the number of eligible
	▶ Warp State Statistics	Source Counters sections.			0
	The warp cycles per instruction d	I warps spent cycles during the kernel executive efine the latency between two consecutive ins	structions. The higher	the value, the more warp parallelism	s required to hide this latency.
	For each warp state, the chart sh	ows the average number of cycles spent in the e. Only focus on stall reasons if the scheduler:	at state per issued in:	struction. Stalls are not always impac	ling the overall performance
A Company of the Comp	Warp Cycles Per Issued Instructi Warp Cycles Per Executed Instru	on [cycle] 34	5.10 Avg. Active Th 3.13 Avg. Not Predi	reads Per Warp icated Off Threads Per Warp	32 31.50
	On	average, each warp of this kernel spends 327 bbal, surface, texture, rtcore) operation. This re	3 cycles being stalle	d waiting for a scoreboard dependent	y on a L1TEX (local, O
	⚠ long_scoreboard ins	structions. To reduce the number of cycles wai the target architecture, attempt to increase configuration, and consider moving frequently u	iting on L1TEX data a ache hit rates by incre	ccesses verify the memory access pa easing data locality or by changing th	tterns are optimal
The special content of	Warp Stall Check the more deta	Source Counters section for the top stall loc ills on each stall reason.	cations in your source	e based on sampling data. The 🌐 Ker	nel Profiling Guide provides
	▶ Instruction Statistics				ρ
	narrow mix of instruction types in	el assembly instructions (SASS). The instructi mplies a dependency on few instruction pipeli that 'instructions/Opcode' and 'Executed Instr	nes, while others rem	ain unused. Using multiple pipelines a	llows hiding latencies and
	Executed instructions [inst]	43	,312 Avg. Executed	Instructions Per Scheduler [inst] structions Per Scheduler [inst]	773.43 791.43
	► NVLink Topology				ρ
12.	NVLink Topology diagram shows NVLink Tables	s logical NVLink connections with transmit/re	ceive throughput.		ρ
	Detailed tables with properties for	r each NVLink.			
2	▼ Launch Statistics Summary of the configuration us	sed to launch the kernel. The launch configura	ation defines the size	of the kernel arid, the division of the a	Q id into blocks, and the GPU
	resources needed to execute the Grid Size	kernel. Choosing an efficient launch configura	ition maximizes devic 84 Function Cach	ce utilization. ne Configuration	CachePreferNone
M2	Registers Per Thread [register/th Block Size		128 Dynamic Shar	Memory Per Block [byte/block] ed Memory Per Block [byte/block]	
Sales for any	Threads [thread] Waves Per SM			Memory Per Block [byte/block] ry Configuration Size [Kbyte]	
	► Occupancy				■ Ω
	percentage of the hardware's abi always reduces the ability to hide	nber of active warps per multiprocessor to the lity to process warps that is actively in use. Hi e latencies, resulting in overall performance de	igher occupancy does	s not always result in higher performa	nce, however, low occupancy
Supplier of the supplier of th	during execution typically indicated Theoretical Occupancy [%]		100 Block Limit Re		
And the second s	Theoretical Active Warps per SM Achieved Occupancy [%]		32 Block Limit Sh 2.86 Block Limit Wa 3.32 Block Limit SN	arps (block)	16 8 16
	Achieved Active Warps Per SM (warpj 2 This kernel's theoretical occupancy is not im, measured achieved occupancy (72.9%) can l			
	⚠ Occupancy Limiters	measured achieved occupancy (72.9%) can be execution. Load imbalances can occur betwee Best Practices. Guide for more details on opti	en warps within a blo	scheduling overheads or workload im ock as well as across blocks of the sa	palances during the kernel me kernel. See the @CUDA
[]	▶ Source Counters				Ω
	Source metrics, including branch indicate when warps were stalled issue every cycle.	efficiency and sampled warp stall reasons. W I and couldn't be scheduled. See the documen	arp Stall Sampling m tation for a description	netrics are periodically sampled over to on of all stall reasons. Only focus on s	ne kernel runtime. They talls if the schedulers fail to
	Branch Instructions [inst] Branch Instructions Ratio		,768 Branch Efficier 0.11 Avg. Divergent		100 0
2002		This kernel has uncoalesced glob	oal accesses resulting	in a total of 40870 excessive sectors	(56% of the total
Comment of the commen	▲ Uncoalesced Global A	CUDA Programming Guide had a	additional information	al Excessive table for the primary sou n on reducing uncoalesced device me	rce locations, The
	Location	L2 Theoretical S	ectors Global I	Value Value	Value (%)
and the second				40,870	100
HIGHER TO THE RESIDENCE OF THE PERSON OF THE					