

Arnav Singh<sup>a</sup>, Lakshya Bhatnagar<sup>b</sup>, Mahesh Pareek<sup>c</sup>

y and Arnav Panjla<sup>d</sup>

<sup>a</sup>Arnav Singh, 2023EE10968  
<sup>b</sup>Lakshya Bhatnagar, 2023AM10945  
<sup>c</sup>Mahesh Pareek, 2023MT10586  
<sup>d</sup>Arnav Panjla, 2023EE10978

Prof. Dhiman Malik  
TA: Chithambara J

**Abstract**—This project presents the design and implementation of a memory-based arithmetic game on the MAX3000A CPLD using Verilog HDL. The system operates at a 1Hz clock rate and guides players through phases of random number display, sum calculation, input validation, and feedback through LEDs. A dedicated binary-to-BCD module ensures proper formatting for the 7-segment displays. This project reinforces concepts of sequential logic, finite state machines, and modular Verilog design in a real-world CPLD application.

**Keywords**—CPLD, Verilog, Memory Game, Arithmetic Game, LFSR, BCD Conversion

1. Introduction

This project implements a memory-based arithmetic game on the MAX3000A CPLD using Verilog HDL. The system operates on a 1Hz clock, with each game cycle divided into five distinct phases:

1. A 5-bit Linear Feedback Shift Register (LFSR) generates pseudo-random numbers, which are displayed one at a time and internally summed.
2. After displaying the numbers, the screen is cleared to allow the player to input their calculated sum using the onboard switches.
3. The system then displays the correct sum and compares it to the player's input.
4. LED indicators provide immediate feedback, showing success or failure through predefined light patterns.
5. Finally, the system resets automatically to begin a new game round.

A separate `binary_to_bcd` module handles binary to BCD conversion, enabling correct representation on 7-segment displays.

2. Motivation

The goal of this project is to practically apply concepts of Verilog programming, sequential digital design, and modular circuit development on CPLDs. By integrating a memory challenge with arithmetic operations, the project not only reinforces theoretical knowledge but also develops skills related to finite state machines, random number generation using LFSRs, and binary-BCD conversions essential for digital display systems.

3. Implementation Methodology

3.1. Pin Mapping

The following table summarizes the pin configuration used for interfacing the CPLD with switches, LEDs, 7-segment display outputs, and the clock:




Figure 1. MAX3000A pinout for reference

Signal	Pin	Description
clk	43	Global clock input (1Hz)
o_clk	24	Debugging clock output
bcd_tens[3]	34	BCD tens place output (MSB)
bcd_tens[2]	39	BCD tens place output
bcd_tens[1]	41	BCD tens place output
bcd_tens[0]	18	BCD tens place output (LSB)
bcd_units[3]	37	BCD units place output (MSB)
bcd_units[2]	40	BCD units place output
bcd_units[1]	16	BCD units place output
bcd_units[0]	19	BCD units place output (LSB)
switch[7] (rst)	14	Reset signal input
switch[6]	12	Switch input (bit 6)
switch[5]	11	Switch input (bit 5)
switch[4]	9	Switch input (bit 4)
switch[3]	8	Switch input (bit 3)
switch[2]	6	Switch input (bit 2)
switch[1]	5	Switch input (bit 1)
switch[0]	4	Switch input (bit 0)
led[6]	33	LED indicator (MSB)
led[5]	31	LED indicator
led[4]	29	LED indicator
led[3]	28	LED indicator
led[2]	27	LED indicator
led[1]	26	LED indicator
led[0]	25	LED indicator (LSB)

Table 1. Pin Mapping of MAX3000A as done in software

3.2. Truth Table

The truth table below outlines the system behavior during various phases of the game based on the cycle counter value:

Note - all the data are taken when seed phrase is 10101, for other seed the value will be different.

Cycle Counter	Action	Display Output	LED Status
0-3	Generate random number (LFSR)	Random value	Reflect LFSR value (padded)
4	Clear display	0	OFF
5-10	Accept user input via switches	Switch value	OFF
11-12	Display correct answer	Sum modulo 100	LEDs ON (success or pattern)
13-14	Hold result display	Sum modulo 100	LEDs remain in previous state
15	Reset game	0	LEDs ON

Table 2. Truth Table for Game Phases

### 3.3. Circuit Diagram

The circuit diagram is provided below:

Figure 2. CPLD Maths Game Circuit Diagram and IO Mapping

## 4. Tables and figures

### 4.1. Tables

Table ?? shows an example table. The `\tabletext{}` is used to add notes to tables easily.

Table 3. Astronomical Object Data

Object	Distance (Light Years)
Alpha Centauri	4.37
Betelgeuse	642.5
Andromeda Galaxy	2.537 million

Note: The table contains data of some famous celestial objects.

### 4.2. Figures

Fig. ?? shows an example figure.




Figure 3. Example figure obtained from PGFPlots PGFPlots.

Fig. ?? shows an example of two figures that covers the width of the page. It can be placed at the top or bottom of the page. The space between the figures can also be changed using the `\hspace{Xpt}` command.

## 5. Tau packages

### 5.1. Tauenvs

This template has its own environment package *tauenvs.sty* designed to enhance the presentation of the document. Among these custom environments are *tauenv*, *info* and *note*.

There are two environments which have a predefined title. These can be included by the command `\begin{note}` and `\begin{info}`. All the environments have the same style.

An example using the tau environment is shown below.

#### Environment with custom title

This is an example of the custom title environment. To add a title type `[frametitle=Your title]` next to the beginning of the environment (as shown in this example).

Tauenv is the only environment that you can customize its title. On the other hand, info and note adapt their title to Spanish automatically when this language package is defined.

### 5.2. Taubabel

In previous versions, we included a package called *taubabel*, which have all the commands that automatically translate from English to Spanish when this language package is defined.

By default, tau displays its content in English. However, at the beginning of the document you will find a recommendation when writing in Spanish.

Note: You may modify this package if you want to use other language than English or Spanish. This will make easier to translate the document without having to modify the class document.

## 6. Equation

Equation ??, shows the Schrödinger equation as an example.

$$\frac{\hbar^2}{2m} \nabla^2 \Psi + V(\mathbf{r})\Psi = -i\hbar \frac{\partial \Psi}{\partial t} \quad (1)$$

The *amssymb* package was not necessary to include, because stix2 font incorporates mathematical symbols for writing quality equations. In case you choose another font, uncomment this package in tau-class/tau.cls/math packages.


If you want to change the values that adjust the spacing above and below the equations, play with `\setlength{\eqskip}{8pt}` value until the preferred spacing is set.

## 7. Adding codes


This class<sup>1</sup> includes the *listings* package, which offers customized features for adding codes in  $\text{\LaTeX}$  documents specifically for C, C++,  $\text{\LaTeX}$  and Matlab.

You can customize the format in tau-class/tau.cls/listings style.

<sup>1</sup>Hello there! I am a footnote :)



(a) Example left figure.



(b) Example right figure.

**Figure 4.** Example figure that covers the width of the page obtained from PGFPlots PFGPlots.

```

1 module gmp (
2     input wire clk,    // PIN_43
3     input wire rst,    // PIN_14
4     output wire o_clk, // PIN_24
5     output reg [6:0] led,
6     input wire [6:0] switch,
7     output wire [3:0] bcd_tens,
8     output wire [3:0] bcd_units
9 );
10 assign o_clk = clk; // for debugging purposes
11
12 reg [7:0] current_output;
13 reg [4:0] lfsr_reg;
14 reg [3:0] counter;
15 reg [7:0] sum;
16
17 // Instantiate BCD converter for 7-segment
18 ⇨ display
19 binary_to_bcd bcd_inst (
20     .binary_in(current_output),
21     .tens(bcd_tens),
22     .units(bcd_units)
23 );
24
25 // Each cycle is 1sec, due to 1Hz frequency
26 // Phase 1: Random number generation (cycles
27 ⇨ 0-3)
28 // Phase 2: Display clearing (cycle 4)
29 // Phase 3: User input (cycles 5-10)
30 // Phase 4: Result checking (cycles 11-14)
31 // Phase 5: Game reset (cycle 15)
32 always @(posedge clk or posedge rst) begin
33     if (rst) begin
34         current_output <= 0;
35         lfsr_reg <= 5'b10101;
36         led <= 7'b0000000;
37         counter <= 0;
38         sum <= 0;
39     end else begin
40         counter <= counter + 1; // Increment
41         ⇨ cycle counter
42
43         if (counter < 4'd4) begin
44             lfsr_reg <= {lfsr_reg[3:0],
45                 ⇨ lfsr_reg[4] ^ lfsr_reg[2]};
46             current_output <= {3'b000,

```

```

43     ⇨ lfsr_reg;
44     led <= {lfsr_reg, 2'b00};
45     sum <= sum + {3'b000, lfsr_reg};
46 end
47 else if (counter == 4'd4) begin
48     current_output <= 8'b00000000;
49 end
50 else if (counter > 4'd4 && counter <=
51 ⇨ 4'd10) begin
52     current_output <= {1'b0, switch};
53 end
54 else if (counter > 4'd10 && counter <
55 ⇨ 4'd12) begin
56     current_output <= (sum % 100);
57     // sum checking
58     if ({1'b0, switch} == (sum % 100))
59 ⇨ begin
60         led <= 7'b1111111; // All LEDs
61     end
62     else begin
63         led <= 7'b1010101; // some
64 ⇨ differnt pattern
65     end
66 end
67 else if (counter == 4'd15) begin
68     led <= 7'b1111111;
69     counter <= 0;
70     current_output <= 0;
71     sum <= 0;
72 end
73 else begin
74     current_output <= 0;
75     led <= 7'b0000000;
76 end
77 end
78 end
79 endmodule
80
81 module binary_to_bcd (
82     input wire [7:0] binary_in,
83     output wire [3:0] tens,
84     output wire [3:0] units
85 );
86
87 wire [7:0] clamped_input = (binary_in > 8'd99)
88 ⇨ ? 8'd99 : binary_in;

```

```
83  
84     assign tens = clamped_input / 10;  
85     assign units = clamped_input % 10;  
86 endmodule
```

**CódigoCode 1.** Example of Matlab code.

If line numbering is defined at the beginning of the document, I recommend placing the command `\nolinenumbers` at the start and `\linenumbers` at the end of the code.

This will temporarily remove line numbering and the code will look better.