Verilog Tutorial

ELL201: Digital Electronics



Components of Verilog Code

- 1. Introduction
- 2. Module and End Module Declaration
- 3. Parameter Declaration
- 4. Port Declaration
- 5. Wire/Reg Declaration
- 6. Module Instantiations
- 7. Logic Combinational, Sequential
- 8. Basic Testbench
- 9. CPLD: Overview
- 10. CPLD: Programming Overview



Introduction


Verilog is a **Hardware Description Language**: Any Digital Design can be described using Verilog.

Use: For Describing Huge Designs (Even Microprocessors!).

A verilog file is given to EDA(Electronic Design Automation) tool to program programmable Logic Devices like Complex Programmable Logic Devices (CPLDs) or Field Programmable Gate Arrays (FPGAs).



General Verilog Code Components



Module Declaration

```
module mydesign (
// Port Declarations
Design Identifier
);
// Module Body

Mydesign
```

Marks the beginning and end of the module



end module

Port Declarations

module mydesign (

input [1:0] Port1,

input [1:0] Port2,

input Port3,

output [1:0] Port4);

Port1

Port2

Port3

Port3

- Above code declares the input output and inout ports of the module.
- Parameter used to declare the width of the ports.

Port Name



Port Direction Port Width

Wire and Reg Declaration

module module_name(input [1 : 0] port1, Port1 w_a Port3 w_b r_a input [1 : 0] port2, Port2 w_c output [1 : 0] port3); w d wire w_a, w_b, w_c; wire [1:0] w_d; reg r_a; **WIDTH** wire/ reg Name endmodule



Parameter Declaration

```
module mydesign #(

parameter parameter_name = value

) (

// Port declaration
);

Mydesign
```

- Parameters are defined for using constants throughout the design.
- Scalability becomes easier when verilog codes are parameterised



endmodule


Port Declarations with Parameter declaration

module mydesign #(parameter WIDTH = 32 32 bit Wide Ports Port1 Port3 Input [WIDTH-1:0] port1, Port2 mydesign input [WIDTH-1:0] port2, output [WIDTH-1:0] port3); Port Direction Port Width Port Name


Use symbol # (hash) after module name while declaring the parameters



Module Instantiations




- Various designs follow hierarchies, with top level (Wrapper) module instantiating other blocks of design, integrated together in the wrapper
- The wrapper may also contain other elements of verilog code.





M. Suri, ELL201, (copyright IITD) "Intended for Academic Fair Use Only"



M. Suri, ELL201, (copyright IITD) "Intended for Academic Fair Use Only"

Port connection - Name

- A better way to connect ports is by explicitly linking ports on both sides using the respective port name.
- The dot . represents that the port name following the dot belongs to the design.
- The signal name in the module to which the port has to be connected is specified within parentheses.

As the connections are made by name, the order in which they are specified is not important.



Port connection - Ordered list

```
module mydesign (input x, y, z, // x is at position 1, y at 2, x at 3 and
                 output o); // o is at position 4
endmodule
module tb top;
   wire [1:0] a;
   wire b, c;
   mydesign d0 (a[0], b, a[1], c); // a[0] is at position 1 so it is automatically connected to x
                                    // b is at position 2 so it is automatically connected to y
                                    // a[1] is at position 3 so it is connected to z
                                    // c is at position 4, and hence connection is with o
endmodule
```

- The ports are connected to the design module based on their position in the parameters for module instantiation.
- This port connection style requires us to remember the exact order of ports in the design module (Cumbersome, prone to mistakes)



Combinational Logic: i) Continuous Assignment

Continuous Assignment Statements are used to form connections between two wires / reg/ input/ output entities. Inputs cannot be on the LHS of assign statements.

```
module top_module(
   input IN1,
   input IN2,
   output OUT );

wire W1;

assign OUT = IN1;
   assign OUT = IN2;
IN2
```





Continuous Assignment Statements

1. Assigning Constant Values

```
module constant_assignment (
output a,
output [3:0] b );
assign a = 1'b0;
assign b = 4'b1010; // 4'b1010 = 4'hA
endmodule
```



Continuous Assignment Statements

2. Implementing Bitwise Operation Using Assign Statements -

assign out = a ____ b; // Bitwise operation between "a" and "b" and assigns the result to "out".

Logical Operation	Operator
and	&
or	1
not	!
nand	~&
nor	~
xor	۸



Combinational Logic : ii) Behavioural vs Structural

- Behavioural Description is highest level of abstraction provided by verilog.
- Function is described logically.
- Behavioural Description of a module using AND Gate as one of its components -

```
module top_module(
    input a,
    input b,
    output out );

assign out = a & b;
endmodule
```

- Structural Description uses Gate/ Module Instantiation for logic description.
- Structural Description of module using
 AND Gate as one of its components -

```
module top_module(
   input a,
   input b,
   output out );

and and_gate (out, a, b);
endmodule
```



Gate level modelling

```
module gates ( input a, b,
                                     output c, d, e);
         and (c, a, b); // c is the output, a and b are inputs
         or (d, a, b); // d is the output, a and b are inputs
         xor (e, a, b);  // e is the output, a and b are inputs
    nand (c, a, b); // c is the output, a and b are inputs
         nor (d, a, b);
                                     // d is the output, a and b are inputs
         xnor (e, a, b); // e is the output, a and b are inputs
endmodule
module gates ( input a,
                                     output c, d);
                           // c is the output, a is input
 buf (c, a);
 not (d, a);
                           // d is the output, a is input
endmodule
```

Note: No need to create modules for these logic gates, just instantiate the in-built modules.




Example: Half Adder Implementation in Verilog

```
module half_adder
                                               i_bit1
                                                                             o_sum
   i_bit1,
                                               i_bit2
   i_bit2,
                                                                    XOR
  o sum,
  o carry
   );
                                                                             o carry
  input i bit1;
  input i_bit2;
                                                                    AND
  output o_sum;
  output o_carry;
  assign o sum = i bit1 ^ i bit2; // bitwise xor
  assign o carry = i bit1 & i bit2; // bitwise and
endmodule // half_adder
```




Example: Full Adder Implementation in Verilog

```
module full_adder(i_bit1, i_bit2, i_carry, o_sum, o_carry);
    input i_bit1, i_bit2, i_carry;
    output o_sum, o_carry;
    wire x, y, z;
half_adder h1(.i_bit1(i_bit1), .i_bit2(i_bit2), .o_sum(x), .o_carry(y));
half_adder h2(.i_bit1(x), .i_bit2(cin), .o_sum(sum), .o_carry(z));
or or1(cout,z,y);
endmodule
```






Example: 2-Bit Adder Implementation using full adders



To units


M. Suri, ELL201, (copyright IITD) "Intended for Academic Fair Use Only"

Combinational Logic : iii) Always Block



Always block executes whenever any of the signals in the sensitivity list changes its value.

Statements inside always block are executed sequentially.





M. Suri, ELL201, (copyright IITD) "Intended for Academic Fair Use Only"

Combinational Logic : iv) Case statement

```
module my mux
               (input
                             [2:0] a, b, c,
                                                      // Three 3-bit inputs
                                                       // 2-bit select signal
                input
                             [1:0] sel,
                                                      // Output 3-bit signal
                output reg
                             [2:0] out);
  // This always block is executed whenever a, b, c or sel changes in value
  always @ (a, b, c, sel) begin
    case(sel)
      2'b00
                : out = a;
                                           // If sel=0, output is a
      2'b01 : out = b;
                                           // If sel=1, output is b
      2'b10 : out = c;
                                           // If sel=2, output is c
      default : out = 0;
                                           // If sel is anything else, out is always 0
    endcase
  end
                                                             out i
endmodule
                           a[2:0]
                                               S=2'b00
                                                      10[2:0]
                                                      I1[2:0]
                                               S=2'b01
                           b[2:0]
                                                                   0[2:0]
                                                                                  out[2:0]
                                                      12[2:0]
                                               S=2'b10
                           c[2:0]
                                                      13[2:0]
                                              S=default
                                                                RTL MUX
                                                         S[1:0]
                          sel[1:0]
                                                    M. Suri, ELL201, (copyright IITD) "Intended for Academic Fair Use Only"
```

Sequential Logic

- Wherever it is interpreted that the value needs to be stored (when waiting for clock, or when incomplete cases or if conditions are defined), sequential logic gets implemented.
- If sensitivity list of always block involves all inputs used within the block, the always block implements combinational logic.

```
module top_module(
   input clk.
                                                                                  always@(posedge clk)
   input a,
                                                                                      begin
   input b,
                                                                                          out_always_ff = a ^ b;
                                                WIRE
   output wire out_assign,
                                                                                      end
   output reg out_always_comb,
                                                REG
   output reg out_always_ff
   assign out_assign = a ^ b;
                                                Flip Flop
                                                                              endmodule
   always @(*)
       begin
           out_always_comb = a ^ b;
       end
              M. Suri, ELL201, (copyright IITD) "Intended for Academic Fair Use Only"
```

More on Assignment statements: Continuous and Procedural

Verilog has three types of assignments:

1. Continuous assignment

```
assign muxout = (sel&in1) | (~sel&in0);
assign muxout = sel ? in1 : in0;
```

2. Blocking procedural assignment " = "

```
// assume initially a=1;
a = 2;
b = a;
// a=2; b=2;
```


3. Non-blocking procedural assignment "=>"

```
// assume initially a=1;
a <= 2;
b <= a;
// a=2; b=1;</pre>
```

Flip-flop example

assign $qn = \sim q$;

```
module dff (
             input d,
               input clk,
               input rstn,
               output reg q,
               output qn);
  always @ (posedge clk or negedge rstn)
     if (!rstn)
        q <= 0;
     else
        q <= d;
```



3 input ports and 1 output port

Module is active only at positive edge of CLK.

At positive edge, if rstn (active-low reset) is 0, then reset the flip-flop, i.e. q = 0.


Else, q gets the value of d.



Counter example

Let us try to build a 4-bit counter.

- The 4-bit counter starts incrementing from 4'h0000 to 4'h1111 and then rolls over back to 4'h0000.
- It keeps counting as long as it is provided with a running clock and resetn (active low) is held high.



Counter example

```
module counter ( input clk,
                                          // Declare input port for clock to allow counter to count up
                 input rstn,
                               // Declare input port for reset to allow the counter to be re
                 output reg[3:0] out); // Declare 4-bit output port to get the counter values
  // This always block will be triggered at the rising edge of clk (0->1)
  // Once inside this block, it checks if the reset is 0, if yes then change out to zero
  // If reset is 1, then design should be allowed to count up, so increment counter
 always @ (posedge clk) begin
   if (! rstn)
     out <= 0;
   else
     out <= out + 1:
 end
endmodule
```

This counter is implemented using behavioral level of abstraction.


We do not know exactly how this counter will be realized in hardware (what type of flip-flops used, how they are connected etc.)



M. Suri, ELL201, (copyright IITD) "Intended for Academic Fair Use Only"

Counter example - Using D-flip-flops

Now, we will build a 4-bit down counter at a slightly lower level of abstraction, using D flip-flops.



For loop in verilog


```
module 1shift reg (input clk,
                                                       // Clock inputClock input
                                                       // Active low reset input
                   input rstn,
                   input [7:0]load val, // Load value
                                                       // Load enablenable
                   input load en,
                   output reg [7:0] op); // Output register value
            integer i; dge of clock, if reset is low set output to 0
            // At posedge of clock, if reset is low set output to 0
            // If reset is high, load new value to op if load en=1eft
            // If reset is high, and load en=0 shift register to left
            always @ (posedge clk) begin
               if (!rstn) begin
                 op <= 0;egin
               end else begind en) begin
                      // If load en is 1, load the value to op
                      // else keep shifting for every clock
                      if (load en) begin
                      op <= load val;
                 end else begin1];
            for (i = 0; i < 8; i = i + 1) begin
              op[i+1] \le op[i];3];
                   op[5] \le op[4];
            end
            op[0] \le op[7]; op[5];
                 endp[7] \le op[6];
               endnd
             endnd
endmodule
             endM. Suri, ELL201, (copyright IITD) "Intended for Academic Fair Use Only"
```



endmodule

Testbench

- To test the functionality of the design.
- Used to provide inputs to the design and monitor outputs





Testbench Example : Half Adder


```
`timescale 1 ns/10 ps // time-unit = 1 ns, precision = 10 ps
module half adder tb;
   reg a, b;
   wire sum, carry;
    half_adder DUT (.a(a), .b(b), .sum(sum), .carry(carry));
    initial // initial block executes only once
        begin
            // values for a and b
            a = 0;
            b = 0;
            #20;
            a = 0:
            b = 1:
            #20;
```

```
a = 1;
b = 0;
#20;
a = 1;
b = 1;
#20;
end
endmodule
```



CPLD: Overview

- Complex Programmable Logic Device
- Consists of And/OR logic and Logic Blocks (macrocells), Interconnected within.
- Can Implement Combinational and Sequential Circuits.
- Can be programmed using an EDA tool.
- Has onboard clock and external clock for sequential logic.




Ref : https://www.xilinx.com/products/silicon-devices/cpld/cpld.html



CPLD Programming : Overview

- 1. In Altera Quartus → Create New Project
- 2. Create New Verilog File and Run the code
- 3. Pin Planning: Map Inputs, Outputs, Clock
- 4. Convert Program to Support Vector Format
- Program CPLD Device using USB to JTAG shell.





Thank you!

