

# Quiz

$$\frac{2V}{V_{DD}} + g_m V_{GS} = 0$$

$$\frac{4kT \delta g_{m,n} + 4kT \delta g_{m,p} (\alpha_{on} \parallel \alpha_{op})^2}{(g_{m,n})^2 (\alpha_{on} \parallel \alpha_{op})^2}$$

Oly

$$(g_{m,n})^2 (\alpha_{on} \parallel \alpha_{op})^2$$

$$I = \frac{\mu}{2} (V_{GS} - V_T)^2$$

$$V_n^2$$


$$4kT \delta (g_{m,n} + g_{m,p}) (\alpha_{on}$$

$$g_{m,n}^2$$



Why does cas divider not lead to a pole

Why do we use Bode picture to analyze differential part here?



Transistor is more power efficient when closer to cutoff.

Subthreshold

$V_{GS} < V_T$  Weak inversion

$$V_{GS} < V_T$$

Saturation

Linear


weak inversion

strong inversion

$$V_{DS} \geq V_{DS,sat}$$

$$\propto (V_{GS} - V_T)$$

L-21




This ckt has low impedance at output but gain  $\beta = 1$  so cant be used as amplifier

$$Z_{out} = \frac{1}{g_m} \text{ \& effective}$$

transconductance  $= g_m$  so  $\beta = 1$

short ckt the output & check current going into ground to get


$g_m$  eff while applying input



in differential picture  
 $Z_{in} = -\frac{1}{g_m}$  & in  
 CM picture  $Z_{in} = \frac{1}{g_m}$


so on attaching this ckt at output of prev  
 ckt we get low CM impedance so ~~to~~ stable  
 output and a ~~high~~ high gain.

gain for combined ckt =  $\Delta g_m (r_{o1} || r_{o3} || r_{o5})$



ckt for common mode sensing  
 using current  
 source voltage?

$$\frac{g_m (V_{op} - V_x + V_{om} - V_x)}{2} -$$



looking down impedance  
 at output is  $r_{on}$  as at  
 A & B it is  $\frac{1}{g_m}$

If the dimension of

both PMOS is similar & of both  
 NMOS is same then we can

say A is ~~short~~ grounded in ~~incremental~~

incremental picture. As if  $V_B > V_D$  then

current thru  $M_1$  &  $M_4$  is  $\uparrow$  & thru  $M_2$  &  $M_3$  is  $\downarrow$   
 which is not possible ~~so~~ so  $V_B = V_D$  so ckt is  
 again symmetric.

The effective  $g_m$  for this case is  $\frac{+g_m V_d}{V_d} = g_m$   
 & effe  $Z_{out} = r_{on} || r_{op}$

The output impedance at B is low so ~~swing~~  
 swing is low so it can be incrementally considered ground.

$$p_2 \quad -\frac{G_L}{C_o}$$

$$p_1 \quad -\frac{g_{mp}}{C_M}$$


$$z_1 \quad -\frac{2g_{mp}}{C_M}$$

presence of left half plane zero improves stability. Even after occurrence of 2 poles before UGB (unity gain pt.) we can have high ~~bandwidth~~ bandwidth

L-23


$$V_n^2 = 4kBT R, \quad i_n^2 = \frac{4kBT}{R} \quad \begin{matrix} \text{Thermal} \\ \text{Noise} \end{matrix}$$

only real impedances have noise




$$\text{PSD } (S_{V2}) = 4kTR \rightarrow \frac{V^2}{\text{Hz}}$$

L-24



complete picture for noise consideration




$$S_i = 4kT \gamma g_m$$

$\gamma = \frac{2}{3}$  for long channel device

$\gamma$  is large for short channel device


# If resistors are connected in parallel noise reduces  
Short ckt input to get noise due to  $I_n$  & open  $\rightarrow V_n$



$$\frac{(4kT \gamma g_{m3} + 4kT \gamma g_{m2})(r_{o2} || r_{o3})^2}{g_{m2}^2 (r_{o2} || r_{o3})^2} = V_{in}^2$$



L-25




$$V_{in}^2 = \frac{4kT}{R_D} + \frac{4kT \gamma g_{m1}}{g_{m1}^2}$$

$$I_{in}^2 = \frac{4kT}{R_D} \quad (\because \text{current gain is 1})$$

~~Elect~~ Flicker noise - Not fully understood

↳ modelled at gate  
PSD of flicker noise




probability of  $e^-$  getting trapped is

→ higher if observed for longer time

Noise bandwidth / corner frequency - freq. at which flicker noise becomes equal to thermal noise


• As we move to smaller processes flicker noise dominates

$$V_n^2 = \frac{k}{WL C_{ox}} \cdot \frac{1}{f} \quad \text{not for resistor}$$




$$\frac{\frac{4kT}{R} + 4kT \gamma g_m}{g_m^2} + \frac{k}{WL C_{ox}} \cdot \frac{1}{f}$$

we could add both as they are uncorrelated




$$\frac{4kT \gamma (g_{mn} + g_{mp})}{g_{mn}^2} + \frac{k_p}{(WL)_p C_{ox}} \cdot \frac{1}{f} + \frac{g_{mp}^2}{g_{mn}^2} + \frac{k_n}{(WL)_n C_{ox}} \cdot \frac{1}{f}$$

# Chopping for EEG signals $\rightarrow$





noise profile -



## Noise analysis for differential amplifier

We do superposition of noise due to both NHOs



looking up impedance at A is same as ~~looking~~ looking down  $= 1/g_m$  so current

gets equally distributed. Current  $\frac{I_n}{2}$  moves upward in  $R_{D1}$  & downward in  $R_{D2}$  so

$$V_{out} = \frac{I_n}{2} R_{D1} + \frac{I_n}{2} R_{D2}$$

so  $V_{in} = I_n R_D$  (if  $R_{D1} = R_{D2}$ )


$$V_{in}^2 = I_{n1}^2 R_D^2 + I_{n2}^2 R_D^2 \rightarrow \text{output referred voltage noise}$$

Input referred noise = 
$$\frac{(I_{n1}^2 + I_{n2}^2) R_D^2}{g_m^2 R_D^2} = \frac{8kT \gamma}{g_m} + \left( \frac{4kT}{R g_m} \right) \times 2$$

(thermal noise due to transistors) (due to  $R_D$ )

ideal opamp

A is infinite  
so we get a  
virtual ground



$$Z_{in} = \infty$$

$$\& Z_{out} = 0$$


so VCVS

$$V_o = A(V_A - V_B)$$


operational transconductance amplifier (OTA) -

If output ~~imp~~ impedance isn't low then opamp becomes  
OTA

# Cascoding done to increase gain



$$g_{m1}(g_{o1} \parallel g_{o2})$$




$$g_{m1}(g_{o1} g_{m2} g_{o2} \parallel g_{o4} g_{m3} g_{o3})$$

folded cascode gives greater swing



output & voltages ranges from

$$300\text{ mV} - 4.4\text{ V}$$

$$V_{DS} = (V_{DD} - 2V_{DS})$$



folded cascode  
OTA



cascoding stage


cascoding

active load

$$V_{DS3} + V_{DS4} < V_{out} < V_{DD} - V_{DS1} - V_{DS2}$$





The extra stage causes noise so we get a higher output swing at the cost of noise (from telescopic amp. to folded ~~caused~~ cascode OTA)




$$C \frac{dv_o}{dt} = \frac{V}{R} \cdot e^{-t/RC}$$

# if bias current for amplifier is less than what is needed to achieve  $C \frac{dv_o}{dt}$  (for higher step input) then amplifier is said to ~~slew~~ slew and it leads to a slower response at output.

L-27



$\frac{I_{SS}}{C}$  is the slew rate in case of both +ve & -ve pulse applied. Maximum extent of charging & discharging current is the slew rate.



zero location is found by making total current 0.

$$\frac{V}{R + \frac{1}{sC_c}} - g_m V$$


$$V \{ sC_c - g_m - sRC_c g_m \} = 0$$

so  $C_c - RC_c g_m = 0$  to eliminate zero

$$\Rightarrow R = \frac{1}{g_m}$$


# for  $R=0$  we have zero at  $\frac{g_m}{C_c}$  in RHP then for  $R = \frac{1}{g_m}$  we get zero at  $\infty$ . Now on increasing  $R$  we get a LHP zero which is actually good for stability.

ckt for gm to track  $\frac{1}{R}$



$g_m$  of this NMOS tracks  $\frac{1}{R}$

L-28




indirect compensation

it causes miller distribution of the capacitor but doesn't lead to 2 paths from input to output.

so the zero is eliminated (without the need of resistor

by applying unity gain voltage buffer.)

could be made using common drain amp.



$$\beta \left( \frac{W}{L} \right)_7 \times 2 = \left( \frac{W}{L} \right)_1$$

We know from earlier discussion that  $V_{x1} = V_{y1}$

so (6) is also properly biased if (6) is identical


to (4) & (5). If only  $W/L$  ratio is same

but  $W$  &  $L$  are not same & it leads to higher order differences.

resistor is added to prevent saturation of output. At high freq.

current passes through  $R$  &

offset is caused due to mismatch in NMOS parameters like  $V_T$






L-29

the Nyquist sampling theorem  $\rightarrow f_s > 2f_m$

Analog	CA	CA discrete
	CT	DT - time signal
CT digital	DA	DA digital (square wave)
	CT	DT

The reason for this pathing is because if we discretise first then the wave will have higher order harmonics so we will have to sample at  $\infty$  freq. to prevent data loss (Nyquist)



① Random

# As we increase the no. of levels for quantisation the error signal becomes more random

L-30

Ideal LPF is not realisable as the function is non causal & we can design only causal systems.