
Half Subtractor


The half-subtractor is a combinational circuit which is used to perform subtraction of two bits.

It has two inputs, A (minuend) and B (subtrahend) and two outputs Difference and Borrow.




Inputs		Outputs	
Α	В	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Difference = A ⊕ B Borrow = A' B



Full Subtractor

- A full subtractor is a combinational circuit that performs subtraction **involving three bits,** namely A (minuend), B (subtrahend), and Bin (borrow-in).
- It accepts three inputs: A (minuend), B (subtrahend) and a Bin (borrow bit) and it produces two outputs: D (difference) and Bout (borrow out).




A	В	\mathbf{B}_{in}	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
•	1	1	•	1
1	0	0	1	0
1	0	1	•	0
1	1	0	0	0
1	1	1	1	1

D = A ⊕ B ⊕ Bin

Bout = A' Bin + A'

B + B Bin



Programmable Logic Device?

- integrated circuit that contains an array of logic elements and interconnections that can be programmed by the user to implement a desired logic function.
- The logic elements are usually simple combinational or sequential circuits, such as AND, OR, NOT, and XOR gates, or registers.
- The interconnections are usually programmable switches or multiplexers that can connect the inputs and outputs of the logic elements in different ways.

- The programming of a PLD can be done using a hardware description language (HDL), such as Verilog or VHDL, or a graphical user interface (GUI) software tool.
- The programming code or file is then downloaded to the PLD using a special device programmer or a standard interface, such as JTAG or USB.
- The programming code or file determines how the logic elements and interconnections are configured to perform the desired logic functio

Types of Programmable Logic Devices

- Programmable Read-Only Memory (PROM):
- Programmable Logic Array (PLA):
- Programmable Array Logic (PAL):
- **Generic Array Logic (GAL):** This is a device that consists of a programmable array of AND gates and a fixed array of OR gates that can implement any sum-of-products logic expression.
- The AND array is programmed by using electrically erasable programmable read-only memory (EEPROM) cells in the rows that connect the inputs to the AND gates.
- The OR array is fixed and has a predefined number of outputs. The advantage of GALs over PALs is that they can be erased and reprogrammed electrically.

Applications and Advantages of Programmable Logic Devices


- Digital Systems Design: PLDs are used to design digital systems such as microprocessors, microcontrollers, digital signal processors, embedded systems, computer peripherals, communication devices, etc.
- PLDs offer flexibility in designing complex logic functions with fewer hardware components and wiring than discrete logic devices.
- Rapid Prototyping: PLDs are used to prototype digital systems quickly and easily without requiring expensive fabrication processes or long development cycles.
- PLDs allow the testing and debugging of digital systems on-the-fly by modifying their programming code without affecting their physical structure.

• **Performance:** PLDs offer high performance in terms of speed, power consumption, reliability, and scalability than fixed logic devices. PLDs enable parallel processing by allowing multiple operations to be performed simultaneously using different parts of the device.

Programmable Read Only Memory PROM


Read Only Memory ROM is a memory device, which stores the binary information permanently. That means, we can't change that stored information by any means later.

If the ROM has programmable feature, then it is called as Programmable ROM PROM The user has the flexibility to program the binary information electrically once by using PROM programmer.



- Here, the inputs of AND gates are not of programmable type.
- So, we have to generate 2n product terms by using 2 'n AND gates having n inputs each. We can implement these product terms by using nx2'n decoder. So, this decoder generates 'n' min terms.
- Here, the inputs of OR gates are programmable. That means, we can
 program any number of required product terms, since all the outputs
 of AND gates are applied as inputs to each OR gate. Therefore, the
 outputs of PROM will be in the form of sum of min terms.


Let us implement the following Boolean functions using PROM.




Programmable Array Logic PAL

PAL is a programmable logic device that has **Programmable AND array** & fixed OR array.

The advantage of PAL is that we can generate only the required product terms of Boolean function instead of generating all the min terms by using programmable AND gates.



Let us implement the following Boolean functions using PAL.




The programmable AND gates have the access of both normal and complemented inputs of variables. In the above figure, the inputs X, X'

- , Y, Y'
- , Z & Z'
- , are available at the inputs of each AND gate.
- So, program only the required literals in order to generate one product term by each AND gate. **The symbol 'X' is used for programmable connections.**

Here, the inputs of OR gates are of fixed type. So, the necessary product terms are connected to inputs of each OR gate. So that the OR gates produce the respective Boolean functions. **The symbol '.' is used for fixed connections.**

Programmable Logic Array PLA

PLA is a programmable logic device that has both Programmable AND array & Programmable OR array. Hence, it is the most flexible PLD.



Let us implement the following Boolean functions using PLA.

The given two functions are in sum of products form. The number of product terms present in the given Boolean functions A & B are two and three respectively. One product term, Z'X is common in each function.

So, we require four programmable AND gates & two programmable OR gates for producing those two functions

