


Half Subtractor. Dutt Borrow

1






Borrow - BC + * In full subtractor, in Borrow only input A 13 Inverted. All are some as full Adder. Borrow = C[AOB) + A'B AB + A' B' 1 + A' B ABC+A'B'C+A'B A'[B'C+B] + ABC A' [(B+B')(B+C)] + ABC



	Date	
O.1. Time Complexity of	n bit Adder	10
(look ahead) is 3		-
Con la Co	1 124	
Assuming (n+1) input are gravitable.	or and ga	res_
	12-1	1
Ang. No. of stages =	4.	
for Corry there are	3 stages.	
4th stage only for	Sum.	
Ans. Time Comx = 0(1	1),	
	- starte	-
An-1 A2 A1 A0		
Bn-1 B2 B, B0		
Sn-1 - Sz Si So	13	
4Stage 4 Stage 4 Stage	ges	
\Rightarrow $O(1) - (onstant)$		



	Page No.: Page No.: VOUVA
+	
1	Time to generate sum -> 80+50
+	Time to generate sum -> 80+50
+	= 130 nsec.
+	- 130 nsec.
+	
-	- 1-46 - 12 to
+	SI -> YOU 50 Sonsec.
	And 10 Jas
	S2-0 And -> 10 nsec.
	32 - And - 10 nsec.
	S3 > 20/orgale -> 20nsec.
	-3
	a faller of the same of
	for carry = 80 nscc.
	for som => 4 stages
	70. 30.
	= 80 sec. + 50 se
	Xor
_	
	rough brief to the total
	= 130 · nsec.

A 4 bit Carry Look Ahead (CLA) adder can be constructed with the help of following steps (Assuming T as the delay of a single 2-Input gate):

- Generate All P and G internal signals.
 These can be generated simultaneously as C0 and all inputs are available.
- 2. Generate all carry output signals (C1, C2, C3, C4). These will be valid after 3T time
- 3. Generate Sum signals S = P xor C. It will be valid after 4T time.

Thus, Sum signals will be valid after a delay of 4T. On the other hand, delay expression in case of ripple carry adder = (2n+2)T. Thus, for n =4, i.e. for 4 bit ripple carry adder, delay will be 10T.

