


Half Subtractor.

A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{Diff} = AB' + A'B$$

$$\text{Borrow} = A'B$$



full Subtractor.

Date:

YOUVA

A	B	C	Diff	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

C → Borrow from next stage.

$$\Rightarrow 0 - 0 = 0 - 0 = 0 \quad \text{Borrow}$$

$$0 - 0 = 0 - 1 = 1 \quad 1$$

$$0 - 1 = 1 - 0 = 1 \quad 1$$

$$0 - 1 = 1 - 1 = 0 \quad 1$$

$$1 - 0 = 1 - 0 = 1 \quad 0$$

$$1 - 0 = 1 - 1 = 0 \quad 0$$

$$1 - 1 = 0 - 0 = 0 \quad 0$$

$$1 - 1 = 0 - 1 = 1 \quad 1$$

$$\text{Diff} = \Sigma(1, 2, 4, 7)$$

= Same as full Adder

$$\text{Borrow} = \Sigma(1, 2, 3, 7)$$

	$\overline{B}C$	$\overline{B}\overline{C}$	BC	$B\overline{C}$
\overline{A}	0	1	3	2
A	4	5	7	6

$$\text{Borrow} = BC + \overline{A}C + \overline{A}B$$

* In full Subtractor, in Borrow only one input A is inverted.

* All are same as full Adder.

$$\text{Borrow} = BC + AC + AB$$

* In full subtractor, in Borrow only one input A is inverted.

* All are same as full Adder.

$$\text{Borrow} = C[A \oplus B] + A'B$$

$$= C[AB + A'B'] + A'B$$

$$= \underbrace{ABC + A'B'C} + A'B$$

=

$$= A'[B'C + B] + ABC$$

$$A'[(B+B')(B+C)] + ABC$$

$$= A' [B + C] + ABC$$

$$= A'B + A'C + ABC$$

$$= A'B + C [A' + AB]$$


$$= A'B + C [(A + A') (A' + B)]$$

$$= A'B + C [A' + B]$$

$$= A'B + A'C + BC \quad \checkmark$$

$$\Rightarrow \text{Borrow} = A'B + A'C + BC = C [A \oplus B] + A'B$$

$$= C [A \oplus B]' + A'B$$



Q.1. Time complexity of n bit Adder (look ahead) is ?

Assuming $(n+1)$ input or and gates are available.

Ans. No. of stages = 4.

for carry there are 3 stages.

4th stage only for sum.

Ans. Time-complexity = $O(1)$.

$A_{n-1} \dots A_2 A_1 A_0$

$B_{n-1} \dots B_2 B_1 B_0$

$S_{n-1} \dots S_2 S_1 S_0$

4 stage 4 stage 4 stages

$\Rightarrow O(1)$ — constant.

Q. Amount of time needed to generate sum & carry of look ahead Carry Adder if delay XOR And OR 50 10 20 nsec. regardless of no. of I/P to these gates.

2. Ins. n bit look ahead adder \rightarrow

$C_n \rightarrow (n+1)$ input ~~FF~~ & gate

$(n+1)$ input or gate.

For $S_n \rightarrow C_n \rightarrow (n+1)$ input And gate.
- 11 - or gate.

$S_1 \rightarrow \text{Xor}$] To generate
 And.] G_i P_i
 L]
 SO

$S_2 \rightarrow \text{And } \uparrow 10 \rightarrow 50 + 10 = 60$

 ~~$S_3 \rightarrow \text{or } y=20 \rightarrow 80 \text{ sec.}$~~

Total time for Carry = 80 nsec.

Time to generate sum $\rightarrow 80 + 50$
 $= 130 \text{ nsec.}$

$S_1 \rightarrow \text{xor } 50 \text{ } \} \text{--- } 50 \text{ nsec.}$
 $\text{And } 10 \text{ } \}$

$S_2 \rightarrow \text{And} \rightarrow 10 \text{ nsec.}$

$S_3 \rightarrow 20 / \text{OR gate} \rightarrow 20 \text{ nsec.}$

for carry = 80 nsec.

for sum $\Rightarrow 4 \text{ stages}$

$= 80 \text{ sec.} + 50 \text{ sec.}$
 Xor

$= 130 \text{ nsec.}$

A 4 bit Carry Look Ahead (CLA) adder can be constructed with the help of following steps (Assuming T as the delay of a single 2-Input gate):

1. Generate All P and G internal signals.
These can be generated simultaneously as C_0 and all inputs are available.
2. Generate all carry output signals (C_1, C_2, C_3, C_4). These will be valid after $3T$ time
3. Generate Sum signals $S = P \text{ xor } C$. It will be valid after $4T$ time.

Thus, Sum signals will be valid after a delay of $4T$. On the other hand, delay expression in case of ripple carry adder = $(2n+2)T$. Thus, for $n = 4$, i.e. for 4 bit ripple carry adder, delay will be $10T$.

Q. Amount of time to generate Sum, carry by 4 bit Carry look ahead.

Xor And OR

$5n$ $2n$ n

$n \rightarrow$ no of inputs.

Ans.
$$C_4 = \underbrace{C_0 P_0 P_1 P_2 P_3}_{5 \text{ input And}} + G_0 P_1 P_2 P_3 + G_1 P_2 P_3 + G_2 P_3 + G_3$$

Max. 5 input And gate.

Max. or gate \rightarrow 5 input

3 stages for Carry \rightarrow

$S_1 \rightarrow$ Xor $5n \rightarrow 5 \times 2 = 10$
And $2n$

$S_2 \rightarrow$ 5 input And gate $= 2 \times 5 = 10$
 $C_0 P_0 P_1 P_2 P_3$

$S_3 \rightarrow$ or gate \rightarrow 5 input $= 5$

~~Q~~

Total = 25.
for Carry.