

# KSZ8041TL-FTL Eval Board Revision 1.0

## REVISION HISTORY

DATE	DESCRIPTION	REVISION
1/4/07	Initial Release	1.0
4/27/07	Added 100pF capacitor (C54) on REXT (pin 16) of KSZ8041TL/FTL.	1.1

## Table of Contents


PAGE 01: Revision History  
PAGE 02: KSZ8041TL-FTL Board -- Block Diagram  
PAGE 03: KSZ8041TL-FTL Device  
PAGE 04: KSZ8041TL-FTL UTP Interface  
PAGE 05: KSZ8041FTL Fiber Interface



CONFIDENTIAL & PROPRIETARY


Title		
KSZ8041TL-FTL Eval Board		
Size	Document Number Revision History	Rev 1.1
Date:	Friday, April 27, 2007	Sheet 1 of 5

KSZ8041TL\_FTL EVAL BOARD - BLOCK DIAGRAM




CONFIDENTIAL & PROPRIETARY

Title		
KSZ8041TL-FTL Eval Board		
Size	Document Number	Rev
	KSZ8041TL-FTL Board -- Block Diagram	1.1
Date:	Friday, April 27, 2007	Sheet 2 of 5



**Notes:**

- KSZ8041TL and KSZ8041FTL have the same pin out, except for pin 48, which is NC for TL device and FXSD/FXEN for FTL device.  
For KSZ8041TL, do not populate C31.
- For KSZ8041FTL, do not populate C31 for copper mode. Otherwise, populate C31 with 10uF for fiber mode.
- KSZ8041TL and KSZ8041FTL output +1.8V on V1.8\_OUT (pin 6) and supply +1.8V to VDDA\_1.8 (pins 4, 5) and VDD\_1.8 (pin 31). Decouple, filter and connect these 1.8V power pins as shown.
- Place components (Y2, C34, C35, C54, R49, R50) close to respective pins of U4.



**RMII Mode (option)**

The RMII signal connections between KSZ8041TL / KSZ8041FTL PHY and external MAC are shown in the table to the right.

For RMII mode,

- Remove crystal circuit (Y2, C34, C35) and TXC termination (R39).
- Populate R49 with 0 Ohm and R48 with 33 Ohm to connect 50MHz Reference Clock (provided by MAC side via J13 pin 12) to U4 pin 15 (XI input).
- Select RMII mode by setting strapping pins CONFIG[2:0] to '001'.
- Connect J13 (RMII Port) to board with RMII MAC (e.g. Micrel KSZ8893MQL Eval Board).

KSZ8041TL / KSZ8041FTL PHY RMII Signals			KSZ8893MQL MAC RMII	
Name	Pin #	Type	Signal Name	Type
REFCLK	15	Input	REF_CLK	Input
TX_EN	34	Input	CRS_DV	Output
TXD[1]	36	Input	RXD[1]	Output
TXD[0]	35	Input	RXD[0]	Output
CRSDV	27	Output	TX_EN	Input
RXD[1]	22	Output	TXD[1]	Input
RXD[0]	23	Output	TXD[0]	Input
RX_ER	29	Output	TX_ER	Input

**LED Mode**

	[00]	[01]
LED0	LINK/ACT	LINK
LED1	SPEED	ACT


3.3V

The LED Mode circuit diagram shows the connection of LED0 and LED1 to the device pins. It includes a 3.3V supply, a diode (LED2), and resistors (R52, R54) connected to the device pins.


**MICREL**

**CONFIDENTIAL & PROPRIETARY**

Title: KSZ8041TL-FTL Eval Board  
Size: Document Number: KSZ8041TL-FTL Device  
Date: Friday, April 27, 2007  
Sheet: 3 of 5  
Rev: 1.1




Place SIGNAL\_GND return of C38 close to SIGNAL\_GND at 5V input power to board.



Place components in box below close to KSZ8041

Route both traces of each differential pair as identical to each other as possible at 6mil width/6mil parallel spacing, and at least 18 mils away from all other signals




For 10Base-T and 100Base-TX modes, populate each of these four resistors with 0 Ohm and remove R81, R82, R83 and R84 on page 5.



CONFIDENTIAL & PROPRIETARY

Title		
KSZ8041TL-FTL Eval Board		
Size	Document Number	Rev
	KSZ8041TL-FTL UTP Interface	1.1
Date:	Friday, April 27, 2007	Sheet 4 of 5

The components on this schematic page are used by the KSZ8041FTL device in 100Base-FX mode only. Otherwise, do not populate any of these components.



CONFIDENTIAL & PROPRIETARY

Title		
KSZ8041TL-FTL Eval Board		
Size	Document Number	Rev
	KSZ8041FTL Fiber Interface	1.1
Date:	Friday, April 27, 2007	Sheet 5 of 5