

Machine Instructions and Programs

“Must-Perform” Operations

- Data transfers between the memory and the processor registers
- Arithmetic and logic operations on data
- Program sequencing and control
- I/O transfers

Register Transfer Notation

- Identify a location by a symbolic name standing for its hardware binary address (LOC, R0,...)
- Contents of a location are denoted by placing square brackets around the name of the location ($R1 \leftarrow [LOC]$, $R3 \leftarrow [R1] + [R2]$)
- Register Transfer Notation (RTN)

Assembly Language Notation

- Represent machine instructions and programs.
- Move LOC, $R1 = R1 \leftarrow [LOC]$
- Add R1, R2, $R3 = R3 \leftarrow [R1] + [R2]$

CPU Organization

- Single Accumulator
 - Result usually goes to the Accumulator
 - Accumulator has to be saved to memory quite often
- General Register
 - Registers hold operands thus reduce memory traffic
 - Register bookkeeping
- Stack
 - Operands and result are always in the stack



Instruction Formats

- Three-Address Instructions

- ADD R1, R2, R3 $R3 \leftarrow [R1] + [R2]$

- Two-Address Instructions

- ADD R1, R2 $R2 \leftarrow [R1] + [R2]$

- One-Address Instructions

- ADD M $AC \leftarrow AC + [M]$

- Zero-Address Instructions

- ADD $TOS \leftarrow [TOS] + [(TOS - 1)]$

- RISC Instructions

- Lots of registers. Memory is restricted to Load & Store



Instruction Formats

Example: Evaluate $X = (A+B) * (C+D)$

- Three-Address

1. ADD A, B, R1 ; $R1 \leftarrow [A] + [B]$

2. ADD C, D, R2 ; $R2 \leftarrow [C] + [D]$

3. MUL R1, R2, X ; $X \leftarrow [R1] * [R2]$

Instruction Formats

Example: Evaluate $X = (A+B) * (C+D)$

- Two-Address

- | | | |
|--------|--------|-------------------------------|
| 1. MOV | A, R1 | ; $R1 \leftarrow [A]$ |
| 2. ADD | B, R1 | ; $R1 \leftarrow [R1] + [B]$ |
| 3. MOV | C, R2 | ; $R2 \leftarrow [C]$ |
| 4. ADD | D, R2 | ; $R2 \leftarrow [R2] + [D]$ |
| 5. MUL | R2, R1 | ; $R1 \leftarrow [R1] * [R2]$ |
| 6. MOV | R1, X | ; $X \leftarrow [R1]$ |

Instruction Formats

Example: Evaluate $X = (A+B) * (C+D)$

- One-Address

1. LOAD	A	; $AC \leftarrow [A]$
2. ADD	B	; $AC \leftarrow [AC] + [B]$
3. STORE	T	; $T \leftarrow [AC]$
4. LOAD	C	; $AC \leftarrow [C]$
5. ADD	D	; $AC \leftarrow [AC] + [D]$
6. MUL	T	; $AC \leftarrow [AC] * [T]$
7. STORE	X	; $X \leftarrow [AC]$



Instruction Formats

Example: Evaluate $X = (A+B) * (C+D)$

- Zero-Address

- | | | |
|---------|---|--------------------------------|
| 1. PUSH | A | ; TOS \leftarrow [A] |
| 2. PUSH | B | ; TOS \leftarrow [B] |
| 3. ADD | | ; TOS \leftarrow [A] + [B] |
| 4. PUSH | C | ; TOS \leftarrow [C] |
| 5. PUSH | D | ; TOS \leftarrow [D] |
| 6. ADD | | ; TOS \leftarrow [C] + [D] |
| 7. MUL | | ; TOS \leftarrow (C+D)*(A+B) |
| 8. POP | X | ; X \leftarrow [TOS] |



Instruction Formats

Example: Evaluate $X = (A+B) * (C+D)$

- RISC

1.	LOAD	A, R1	; R1 \leftarrow [A]
2.	LOAD	B, R2	; R2 \leftarrow [B]
3.	LOAD	C, R3	; R3 \leftarrow [C]
4.	LOAD	D, R4	; R4 \leftarrow [D]
5.	ADD	R1, R2, R1	; R1 \leftarrow [R1] + [R2]
6.	ADD	R3, R4, R3	; R3 \leftarrow [R3] + [R4]
7.	MUL	R1, R3, R1	; R1 \leftarrow [R1] * [R3]
8.	STORE	R1, X	; X \leftarrow [R1]



Using Registers

- Registers are faster
- Shorter instructions
 - The number of registers is smaller (e.g. 32 registers need 5 bits)
- Potential speedup
- Minimize the frequency with which data is moved back and forth between the memory and processor registers.

Typical Register Declaration

```
register int i = 10;
```

Note: It can not be global.