



01

## HARDWARE TESTING



- Soldered all the components to the student boards, used a socket for the transceiver to be pluggable.
- Simple testing with multimeter and sender/receiver testing with oscilloscope and simple program.
- We found a little bug due to datasheet incorectness and fixed it with two little wires on each student pcb.

90%

02

## MODEL CONVERSION




- Converted all our custom build logic to system generator synthesizable logic.
- We made sure everything worked as before with new simulations.

90%

03

## MODEL TESTING




- Loading the model on the FPGA, taking in account timing constraints for the transceiver.
- Adjusting parameters in the model to get proper and lossless transmission.
- Adjusting code and blocks if necessary, e.g. extra slow clock signal in sender for transceiver signal.

50%


04

## GUI & USB INTERFACE



MATLAB


- Sending and receiving messages through GUI in cooperation with USB interface.
- Simplifies high level testing



60%

05

## INTEGRATION & EXTRA



- Clear contract with *Brain* about what and how data will be sent.
- Bus implementation will be ready soon.

20%

01

02

03

04

05

KU LEUVEN

Jona Beysens  
Arnout Devos  
H2 Team RF  
Andreas Van Barel