


Table of Contents	
1	Notes
2	Schematic

Revisions			
Rev	Description	Date	Approved
X1	First draft	06/25/21	P.Rousseille
A	Release	09/28/21	P.Rousseille
B	1) Change TP1, TP2, TP87, TP88, TP89, TP3, TP4, TP5, TP6, TP61, TP66, TP67, TP7, TP11, TP32, TP39, TP45, TP53 from SMT to TH test point 2) Change D1 to TPSMF4L78A 3) DNP D2 4) Populate C49 5) DNP R7, R8, R13, R14, R18, R19, R23, R24, R31, R32, R36, R37, R41, R42, R47, R48, R54, R55, R59, R60, R65, R66, R69, R70, R73, R74, R77, R78, R83, R84, R87, R88, R91, R92, R95, R96, R99, R100 6) Remove C74 ~ C92 7) Remove TP18, R15, C18, R20, TP19, C19, TP23, R26, C24, R27, TP24, C25 8) Add RT3 9) Remove D3, D4 10) Populate R104, R105, R106, R107 11) Remove FL1, FL2 12) Add L1, L2, L3, L4 (DNP) 13) Remove R4, R5, C7, C8 14) Remove T1, T3 15) Change R25, R28, R102, R103 to 10 ohms Release	12/5/22	P.Rousseille
B1	Change U1 to MC33774ATA1 Release (schematic change only)	7/5/23	P.Rousseille

X-RD33774ADSTEBV


BMS1BCC18 - GEN1.5

REF DES	ASSY_OPT	PAGE NAME
C21,C23,C28,C30,D2,D6,L1,L2,L3,L4,R7,R8,R13,R14,R18,R19,R23,R24,R25,R28,R31,R32,R36,R37,R41,R42,R47,R48,R54,R55,R59,R60,R65,R66,R69,R70,R73,R74,R77,R78,R83,R84,R87,R88,R91,R92,R95,R96,R99,R100,R102,R103	DNP	02 - SCHEMATIC

		6501 William Cannon Drive West Austin, TX 78735-8698	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Company Internal/Proprietary	
Designer: P.Rousseille	Drawing Title: RD33774ADSTEBV		
Drawn by: P.Rousseille	Page Title: TITLE, TOC & REV		
Approved: P.Rousseille	Size C	Document Number SCH-61965 PDF: SPF-61965	Rev B1
Date: Tuesday, July 04, 2023		Sheet 1 of 2	

BMS1BCC18 - GEN1.5

Battery Pack Interface





FSD Protection



VBAT power filter




Cell voltage measurement



NTC 10K Temperature measurement




126 FERROM



!! CORE LAYOUT !!
any layout change in this area without permission is not permitted!

!! CORE LAYOUT !!

TPI Interface



TPL - Capacitive isolation

