RK3288 IO Domain Configuration Developer Guide

ID: RK-SM-YF-907

Release Version: V1.0.0

Release Date: 2021-05-15

Security Level: □Top-Secret □Secret □Internal ■Public

DISCLAIMER

THIS DOCUMENT IS PROVIDED "AS IS". ROCKCHIP ELECTRONICS CO., LTD. ("ROCKCHIP") DOES NOT PROVIDE ANY WARRANTY OF ANY KIND, EXPRESSED, IMPLIED OR OTHERWISE, WITH RESPECT TO THE ACCURACY, RELIABILITY, COMPLETENESS, MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY REPRESENTATION, INFORMATION AND CONTENT IN THIS DOCUMENT. THIS DOCUMENT IS FOR REFERENCE ONLY. THIS DOCUMENT MAY BE UPDATED OR CHANGED WITHOUT ANY NOTICE AT ANY TIME DUE TO THE UPGRADES OF THE PRODUCT OR ANY OTHER REASONS.

Trademark Statement

"Rockchip", "瑞芯微", "瑞芯" shall be Rockchip's registered trademarks and owned by Rockchip. All the other trademarks or registered trademarks mentioned in this document shall be owned by their respective owners.

All rights reserved. ©2021. Rockchip Electronics Co., Ltd.

Beyond the scope of fair use, neither any entity nor individual shall extract, copy, or distribute this document in any form in whole or in part without the written approval of Rockchip.

Rockchip Electronics Co., Ltd.

No.18 Building, A District, No.89, software Boulevard Fuzhou, Fujian, PRC

Website: www.rock-chips.com

Customer service Tel: +86-4007-700-590

Customer service Fax: +86-591-83951833

Customer service e-Mail: fae@rock-chips.com

Preface

Overview

The IO level of the controller's power domain must be matched with the IO level of the connected peripheral chip, and the voltage configuration of the software must be consistent with the voltage of the hardware. Otherwise, it may cause IO damage at worst.

This document mainly introduce the ways to configure IO power domain of RK3288 Linux SDK platform, aiming to help developers to configure IO power domain correctly.

Product Version

Chipset	System Version
RK3288	Linux 4.4, Linux 4.19

Intended Audience

This document (this guide) is mainly intended for:

- Technical support engineers
- Software development engineers
- Hardware development engineers

Revision History

Version	Author	Date	Change Description
V1.0.0	Caesar Wang	2021-05-15	Initial version

Contents

RK3288 IO Domain Configuration Developer Guide

- 1. Step 1: Obtain the Hardware Schematic Diagram and Check the Design of the Hardware Power Supply
- 2. Step 2: Find the Corresponding Kernel dts Configuration File
- 3. Step 3: Modify the Power Domain Configuration Node pmu_io_domains of the Kernel dts
- 4. Step 4: Check the Current Firmware IO Domain Configuration from SDK
- 5. Step 5: Confirm Whether the Register Value is Correct after Flashing the Firmware

1. Step 1: Obtain the Hardware Schematic Diagram and Check the Design of the Hardware Power Supply

It will take RK_EVB_RK3288_LPDDR3P232SD6_V10_20171012 EVB as an example to introduce in this document.

Hardware schematic diagram is: RK_EVB_RK3288_LPDDR3P232SD6_V10_20171012.pdf.

Power solution: checking from the hardware schematic, the power solution of the **RK EVB RK3288 LPDDR3P232SD6 V10 20171012 EVB** is with a PMU (RK808-B).

2. Step 2: Find the Corresponding Kernel dts Configuration File


From the first step, it can be seen that the hardware power supply design of the EVB is with a PMU, and the corresponding kernel dts configuration file is located in:

arch/arm/boot/dts/rk3288-evb.dtsi (The solution discussed in this document)

3. Step 3: Modify the Power Domain Configuration Node pmu io domains of the Kernel dts

Take **APIO4_VDD** for example, firstly, check the hardware schematic diagram to confirm the configuration of the APIO4 power domain (APIO4_VDD) as shown in the below figure.

From the figure, you will find that the power supply of APIO4_VDD is VCCIO_CODEC (that is 3.3V)



4. Step 4: Check the Current Firmware IO Domain Configuration from SDK

Command: ./build.sh info

5. Step 5: Confirm Whether the Register Value is Correct after Flashing the Firmware

Take **RK3288** as an example, get GRF_IO_VSEL register (0xFF770380) from the manual, it is shown as follows:

GRF_IO_VSEL Address: Operational Base + offset (0x0380) IO voltage select

Bit	Attr	Reset Value	Description
		C/2	write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
	0	7	software .
			When bit 16=0, bit 0 cannot be written by
			software;
	-		When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15:10	RO	0x0	reserved

Fu Zhou Rockchip Electronics Co.,Ltd.

RK3288 TRM

Attr	Reset Value	Description		
	0×0	gpio1830_v18sel		
D.M.		GPIO1830 IO domain 1.8V voltage selection		
RW		1'b0: 3.3V		
		1'b1: 1.8V		
	0×0	gpio30_v18sel		
DW		GPIO30 IO domain 1.8V voltage selection		
KW		1'b0: 3.3V		
		1'b1: 1.8V		
	0x0	sdcard_v18sel		
DW		SDCARD IO domain 1.8V voltage selection		
RW		1'b0: 3.3V		
		1'b1: 1.8V		
	0x0	audio_v18sel		
DW.		AUDIO IO domain 1.8V voltage selection		
KW		1'b0: 3.3V		
		1'b1: 1.8V		
	RW RW RW	RW 0x0 RW 0x0 RW 0x0		

5	RW	0×0	bb_v18sel BB IO domain 1.8V voltage selection 1'b0: 3.3V 1'b1: 1.8V		
4	RW	0×0	wifi_v18sel WIFI IO domain 1.8V voltage selection 1'b0: 3.3V 1'b1: 1.8V		
3	RW	0x0	flash1_v18sel FLASH1 IO domain 1.8V voltage selection 1'b0: 3.3V 1'b1: 1.8V		
2	RW	0×1	flash0_v18sel FLASH0 IO domain 1.8V voltage selectio 1'b0: 3.3V 1'b1: 1.8V		
ı	RW 0x0		dvp_v18sel DVP IO domain 1.8V voltage selection 1'b0: 3.3V 1'b1: 1.8V		
0	RW	0×0	lcdc_v18sel LCDC IO domain 1.8V voltage selection 1'b0: 3.3V 1'b1: 1.8V		