# Rockchip RK3326-S Datasheet

## **Revision History**

Date	Revision	Description			
2022-03-01	1.1	Update the ball information			
2022-01-04	1.0	Initial released			

# **Table of Content**

Table of Content	4
Chapter 1 Introduction	
1.1 Overview	6
Chapter 2 Package Information	
2.1 Order Information	16 16
2.4 Ball Map	23 28 31
Chapter 3 Electrical Specification	47
3.1 Absolute Ratings 3.2 Recommended Operating Condition 3.3 DC Characteristics 3.4 Electrical Characteristics for General IO 3.5 Electrical Characteristics for PLL	
3.6 Electrical Characteristics for USB 2.0 Interface	51 51 52
Chapter 4 Thermal Management	
4.1 Overview	
Chapter 5 Interface Timing	
5 1 SPI Timing Diagram	54

# Figure Index

Fig.1-1 Block Diagram	15
Fig.2-1 Package definition	
Fig.2-2 Package Top View	
Fig.2-3 Package bottom view	
Fig.2-4 Package side view	
Fig.2-5 Package dimension	
Fig.2-6 Ball Map-1	
Fig.2-7 Ball Map-2	
Fig.2-8 Ball Map-3	
Fig.2-9 Ball Map-4	
Fig.5-1 SPI controller timing diagram	

## **Table Index**

Table 2-1 Pin NumberList Information	23
Table 2-2 Power/Ground IO information	28
Table 2-3 Function IO description	
Table 2-4 IO function description list	42
Table 3-1 Absolute ratings	47
Table 3-2 Recommended operating condition	47
Table 3-3 DC Characteristics	48
Table 3-4 Electrical Characteristics for Digital General IO	49
Table 3-5 Electrical Characteristics for PLL	50
Table 3-6 Electrical Characteristics for USB 2.0 Interface	50
Table 3-7 Electrical Characteristics for TSADC	
Table 3-8 Electrical Characteristics for MIPI DSI	51
Table 3-9 Electrical Characteristics for MIPI CSI	52
Table 4-1 Thermal Resistance Characteristics	53
Table 5-1 Timing parameter description-1	54
Table 5-2 Timing parameter description-2	54

## **Warranty Disclaimer**

Rockchip Electronics Co., Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co., Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co., Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co., Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co., Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co., Ltd was negligent regarding the design or manufacture of the part.

#### **Copyright and Patent Right**

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co., Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

#### **Trademarks**

Rockchip and Rockchip<sup>™</sup> logo and the name of Rockchip Electronics Co., Ltd's products are trademarks of Rockchip Electronics Co., Ltd. and are exclusively owned by Rockchip Electronics Co., Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

#### Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

#### Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

#### **Copyright © 2022 Rockchip Electronics Co., Ltd.**

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co., Ltd.

## **Chapter 1 Introduction**

#### 1.1 Overview

RK3326-S is a high-performance Quad-core application processor designed for personal tablet and smart audio device.

Many embedded powerful hardware engines are provided to optimize performance for highend application. RK3326-S supports almost full-format H.264 decoder by 1080p@60fps, H.265 decoder by 1080p@60fps, also support H.264 encoder by 1080p@30fps, high-quality JPEG encoder/decoder.

Embedded ARM G31-2EE GPU makes RK3326-S completely compatible with OpenGL ES 1.1/2.0/3.2, DirectX 11 FL9\_3, OpenCL 2.0 and Vulkan 1.0. Special 2D hardware engine will maximize display performance and provide very smoothly operation.

RK3326-S has high-performance external memory interface(DDR3/DDR3L/DDR4/LPDDR3/LPDDR4) capable of sustaining demanding memory bandwidths.

#### 1.2 Features

The features listed below which may or may not be present in actual product, may be subject to the third party licensing requirements. Please contact Rockchip for actual product feature configurations and licensing requirements.

#### 1.2.1 Microprocessor

- Quad-core ARM Cortex-A35 CPU
- Full implementation of the ARM architecture v8-A instruction set
- ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerated media and signal processing computation
- ARMv8 Cryptography Extensions
- In-order pipeline with symmetric dual-issue of most instructions
- 512KB unified system L2 cache
- Include VFP v3 hardware to support single and double-precision operations
- Integrated 32KB L1 instruction cache, 32KB L1 data cache with 4-way set associative
- TrustZone technology support
- Separate power domains for CPU core system to support internal power switch and externally turn on/off based on different application scenario
  - PD A35 0: 1st Cortex-A35 + Neon + FPU + L1 I/D Cache
  - PD A35 1: 2nd Cortex-A35 + Neon + FPU + L1 I/D Cache
  - PD\_A35\_2: 3rd Cortex-A35 + Neon + FPU + L1 I/D Cache
  - PD\_A35\_3: 4th Cortex-A35 + Neon + FPU + L1 I/D Cache
- One isolated voltage domain to support DVFS

#### 1.2.2 Memory Organization

- Internal on-chip memory
  - BootROM
  - SYSTEM\_SRAM in the voltage domain of VD\_LOGIC
  - PMU\_SRAM in the voltage domain of VD\_PMU for low power application
- External off-chip memory<sup>®</sup>
  - LPDDR2/DDR3/DDR3L/DDR4/LPDDR3/LPDDR4
  - SPI Flash
  - eMMC
  - SD\_Card
  - 8bits Async Nand Flash

- 8bits toggle Nand Flash
- 8bit ONFI Nand Flash

#### 1.2.3 Internal Memory

- Internal BootRom
  - Support system boot from the following device:
    - ◆ SPI Flash interface
    - eMMC interface
    - SDMMC interface
    - ◆ Toggle Nand Flash
    - ◆ Async Nand FLash
  - Support system code download by the following interface:
    - ◆ USB OTG interface (Device mode)
- SYSTEM\_SRAMSize: 64KB
- PMU\_SRAMSize: 8KB

#### 1.2.4 External Memory or Storage device

- Dynamic Memory Interface (DDR3/DDR3L/DDR4/LPDDR3/LPDDR4)
  - Compatible with JEDEC standards of DDR3/DDR3L/DDR4/LPDDR3/LPDDR4
  - Support 32-bit data width, 2 ranks (chip selects), max 4GB addressing space per rank; total addressing space is 4GB(max) also
  - Low power modes, such as power-down and self-refresh for SDRAM
  - Compensation for board delays and variable latencies through programmable pipelines
  - Programmable output and ODT impedance with dynamic PVT compensation
- eMMC Interface
  - Compatible with standard iNAND interface
  - Support eMMC ver4.51, compatible with 4.41, 5.0 and 5.1
  - Support three data bus width: 1-bit, 4-bit or 8-bit
  - Support up to HS200, but not support CMD Queue
- SD/MMC Interface
  - Compatible with SD3.0, MMC ver4.51
  - Data bus width is 4bits
- Nand Flash Interface
  - Support async nand flash, each channel 8bits, up to 4 banks
  - Support ONFI Synchronous Flash Interface, each channel 8bits, up to 4 banks
  - Support Toggle Flash Interface, each channel 8bits, up to 4 banks
  - Support LBA nand flash in async or sync mode
  - Up to 70bits/1KB hardware ECC
  - For DDR nand flash, support DLL bypass and 1/4 or 1/8 clock adjust, maximum clock rate is 75MHz
  - For async nand flash, support configurable interface timing , maximum data rate is 8bit/cycle

#### 1.2.5 System Component

- CRU (clock & reset unit)
  - Support clock gating control for individual components
  - One oscillator with 24MHz clock input
  - Support global soft-reset control for whole chip, also individual soft-reset for each

component

- PMU(power management unit)
  - 3 separate voltage domains(VD\_CORE/VD\_LOGIC/VD\_PMU)
  - 14 separate power domains, which can be power up/down by software based on different application scenes
  - Multiple configurable work modes to save power by different frequency or automatic clock gating control or power domain on/off control

#### Timer

- Six 64bits timers with interrupt-based operation for non-secure application
- Two 64bits timers with interrupt-based operation for secure application
- Support two operation modes: free-running and user-defined count
- Support timer work state checkable

#### PWM

- Eight on-chip PWMs(PWM0~PWM7) with interrupt-based operation
- Programmable pre-scaled operation to bus clock and then further scaled
- Embedded 32-bit timer/counter facility
- Support capture mode
- Support continuous mode or one-shot mode
- Provides reference mode and output various duty-cycle waveform
- Optimized for IR application for PWM3 and PWM7

#### Watchdog

- 32-bit watchdog counter
- Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
- WDT can perform two types of operations when timeout occurs:
  - ◆ Generate a system reset
  - ◆ First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
- Programmable reset pulse length
- Totally 16 defined-ranges of main timeout period
- One Watchdog for non-secure application
- One Watchdog for secure application

#### Interrupt Controller

- Support 3 PPI interrupt source and 128 SPI interrupt sources input from different components
- Support 16 software-triggered interrupts
- Two interrupt outputs (nFIQ and nIRQ) separately for each Cortex-A35, both are low-level sensitive
- Support different interrupt priority for each interrupt source, and they are always software-programmable

#### DMAC

- Micro-code programming based DMA
- The specific instruction set provides flexibility for programming DMA transfers
- Linked list DMA function is supported to complete scatter-gather transfer
- Support internal instruction cache
- Embedded DMA manager thread
- Support data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory
- Signals the occurrence of various DMA events using the interrupt output signals
- Mapping relationship between each channel and different interrupt outputs is software-programmable

- One embedded DMA controller for system
- DMAC features:
  - ♦ 8 channels totally
  - ◆ 23 hardware request from peripherals
  - ◆ 2 interrupt output
  - Dual APB slave interface for register configuration, designated as secure and non-secure
  - Support trustzone technology and programmable secure state for each DMA channel

#### Secure system

- TrustZone based Trusted Execution Environment (TEE) for the following components
  - ◆ Cortex-A35, support security and non-security mode, switch by software
  - System general DMAC, support some dedicated channels work only in security mode
  - Secure OTP, only can be accessed by Cortex-A35 in secure mode and secure key reader block
  - ◆ SYSTEM\_SRAM, part of space is addressed only in security mode, detailed size is software-programmable together with TZMA (TrustZone memory adapter)
  - eight secure address space in DDR device, the start address and end address for each address scope is configurable, maximum 4GB secure address are supported
- Cipher engine
  - ♦ Support SHA-1, SHA-256/224, SHA-512/384, MD5 with hardware padding
  - ◆ Support HMAC of SHA-1, SHA-256, SHA-512, MD5 with hardware padding
  - ◆ Support AES-128, AES-192, AES-256 encrypt & decrypt cipher
  - ◆ Support DES & TDES cipher
  - Support AES ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
  - ◆ Support DES/TDES ECB/CBC/OFB/CFB mode
  - ◆ Support up to 4096 bits PKA mathematical operations for RSA/ECC
  - Support hardware key loader from secure OTP, which is not accessable by other devices, including Cort4ex-A35
- Support data scrambling for DDR3/DDR3L/DDR4/LPDDR3/LPDDR4
- Support up to 256 bits TRNG Output
- Support secure OTP
- Support secure boot
- Support secure debug

#### 1.2.6 Video CODEC

- Video Decoder
  - Real-time decoding of MPEG-4, H.264, H.265/HEVC, VP8, VC-1
  - H.264/AVC Base/Main/High@level4.2; up to 1080P@60fps
  - H.265/HEVC Main10 profile@level4.2; up to 1080P@60fps
  - VP8, up to 1080P@60fps
  - MPEG-4, ISO/IEC 14496-2, SP@L0-3, ASP@L0-5, up to 1080P@60fps
  - VC-1, SP@ML, MP@HL, AP@L0-3, up to 1080P@60fps
  - MVC is supported based on H.264 or H.265, up to 1080P@60fps
- Video Encoder
  - Support H.264 video encoder at BP/MP/HP@level4.1
  - Resolution and frame rate are up to 1920x1080@30FPS
  - 1x1080p@30fps or 2x720p@30fps encoding

#### 1.2.7 JPEG CODEC

- JPEG decoder
  - Decoder size is from 48x48 to 8176x8176(66.8Mpixels)
  - Support JPEG ROI (region of image) decode

#### 1.2.8 Graphics Engine

- 3D Graphics Engine:
  - Support DirectX 11 FL9 3
  - Support OpenGL ES 1.1, 2.0, and 3.2
  - Support Vulkan 1.0
  - Support OpenCL 2.0 Full Profile
- 2D Graphics Engine:
  - Data format
    - Support input of ARGB/RGB888/RGB565/RGB4444/RGB5551/YUV420/YUV422
    - Support input of YUV422SP10bit/YUV420SP10bit(YUV-8bits out)
    - Support output of ARGB/RGB888/RGB565/RGB4444/RGB5551/YUV420/YUV422
    - ◆ Pixel Format conversion, BT.601/BT.709
    - Dither operation
    - ♦ Max resolution: 8192x8192 source, 4096x4096 destination
  - Scaling
    - ◆ Down-scaling: Average filter
    - ◆ Up-scaling: Bi-cubic filter(source>2048 would use Bi-linear)
    - ◆ Arbitrary non-integer scaling ratio, from 1/8 to 8
  - Rotation
    - ◆ 0, 90, 180, 270 degree rotation
    - ◆ x-mirror, y-mirror& rotation operation
  - BitBLT
    - Block transfer
    - ◆ Color palette/Color fill, support with alpha
    - ◆ Transparency mode (color keying/stencil test, specified value/value range)
    - ◆ Two source BitBLT:
    - ◆ A+B=B only BitBLT, A support rotate&scale when B fixed
    - ◆ A+B=C second source (B) has same attribute with (C) plus rotation function
  - Alpha Blending
    - New comprehensive per-pixel alpha(color/alpha channel separately)
    - Fading
    - ◆ SRC1(R2Y)&&SRC0(YUV)—alpha->DST(YUV)

#### 1.2.9 Video input interface

- Interface and video input processor
  - Support up to 12bit DPI interface (digital parallel input)
  - Support up MIPI CSI RX interface
  - Support VIP block(Video Input Processor)
  - Support ISP block(Image Signal Processor)
  - Support DPI interface to VIP block
  - Support DPI interface to ISP block
  - Support MIPI CSI RX interface to ISP block
  - Support the following two mode simultaneously
    - ◆ DPI interface with VIP
    - MIPI CSI RX interface with ISP
- DPI Interface
  - Support 8bit input
  - Support up to 150MHz input data

- MIPI CSI RX Interface
  - Compatible with the MIPI Alliance Interface specification v1.0
  - Up to 4 data lane, 1.0Gbps maximum data rate per lane
  - Support MIPI-HS, MIPI-LP mode

#### VIP

- Support YCbCr422 8bit input
- Support Raw 8bit/10bit/12bit input
- Support CCIR656(PAL/NTSC) input
- Support JPEG input
- Support YCbCr422/420 output
- Support UYVY/VYUY/YUYV/YVYU configurable
- Support up to 8192x8192 resolution source
- Support picture in picture
- Support arbitrary size window crop

#### ISP

- Generic Sensor Interface with programmable polarity for synchronization signals
- ITU-R BT 601/656 compliant video interface supporting YCbCr or RGB Bayer data
- 12 bit camera interface
- 12 bit resolution per color component internally
- YCbCr 4:2:2 processing
- Flash light control
- Mechanical shutter support
- Windowing and frame synchronization
- Frame skip support for video (e.g. MPEG-4) encoding
- Macro block line, frame end, capture error, data loss interrupts and sync. (h\_start, v start) interrupts
- Luminance/chrominance and chrominance blue/red swapping for YUV input signals
- Continuous resize support
- Semi planar storage format
- Color processing (contrast, saturation, brightness, hue, offset, range)
- Power management by software controlled clock disabling of currently not needed sub-modules
- Four channel Lens shade correction (Vignetting)
- Auto focus measurement
- White balancing and black level measurement
- Auto exposure support by brightness measurement in 5x5 sub windows
- Defect pixel cluster correction unit (DPCC) supports on the fly and table based pixel correction
- De-noising pre filter (DPF)
- Enhanced color interpolation (RGB Bayer demosaicing)
- Chromatic aberration correction
- Combined edge sensitive Sharpening / Blurring filter (Noise filter)
- Color correction matrix (cross talk matrix)
- Global Tone Mapping with wide dynamic range unit (WDR)
- Image Stabilization support and Video Stabilization Measurement
- Flexible Histogram calculation
- Digital image effects (Emboss, Sketch, Sepia, B/W (Grayscale), Color Selection, Negative image, sharpening)
- Solarize effect through gamma correction
- Maximum input resolution of 3264x2448 pixels
- Main scaler with pixel-accurate up- and down-scaling to any resolution between 3264x2448 and 32x16 pixel in processing mode
- Self scaler with pixel-accurate up- and down-scaling to any resolution between 1920x1080 and 32x16 pixel in processing mode

- Support of semiplanar NV21 color storage format
- Support of image cropping
- Support Y12BIT and UV 8BIT path output after GAMMAOUT module
- Support RGB output after GAMMAOUT module
- Support hurry for latency FIFO
- Support Two-in-one RK-Tone-Mapping with wide dynamic range unit (Block/Global WDR)
- Support Video Stabilization Measurement (VSM) Programming update to 3264x2448

#### 1.2.10 Display interface

- Display interface
  - Support RGB Parallel Display interface
  - Support MIPI\_DSI interface
  - Support LVDS interface
  - Support Parallel Display interface and MIPI\_DSI display simultaneously
  - Support Parallel Display interface and LVDS display simultaneously
- RGB Parallel Display interface
  - Up to 100MHz output data
  - Up to 24bit output data
- MIPI DSI interface
  - Compatible with MIPI Alliance Interface specification v1.0
  - Support 4 data lane, 1.0Gbps maximum data rate per lane
  - Up to 1080p@60fps display output
  - Support HS and LP mode
- LVDS interface
  - Compliant with the TIA/EIA-644-A LVDS specification
  - Compliant with LVTTL IO, support direct RGB data output
  - Support RGB888 and RGB666 for LVDS interface
  - Support VESA/JEIDA LVDS data format transfer
  - Up to 1280x800@60fps

#### 1.2.11 Video Output Processor

- Display interface
  - Parallel RGB LCD Interface: 24-bit(RGB888),18-bit(RGB666), 16-bit(RGB565)
  - Max output resolution
    - ◆ Up to 1920x1080 with CABC disable
    - ◆ Up to 1280x800 with CABC enable
- Display process
  - Background layer
    - programmable 24-bit color
  - Win0 layer
    - ◆ Input format: RGB888, ARGB888, RGB565, YCbCr422, YCbCr420, YCbCr444
    - ◆ 1/8 to 8 scaling-down and scaling-up engine
    - ◆ Support virtual display
    - ◆ 256 level alpha blending (pre-multiplied alpha support)
    - Transparency color key
    - ◆ YCbCr2RGB(rec601-mpeg/rec601-jpeg/rec709)
    - ◆ RGB2YCbCr(BT601/BT709)
  - Win1 layer
    - ◆ Input format: RGB888, ARGB888, RGB565
    - Support virtual display
    - ◆ 256 level alpha blending (pre-multiplied alpha support)

- ◆ Transparency color key
- ◆ RGB2YCbCr(BT601/BT709)
- ◆ Support frame buffer data decompression
- HWC layer
  - ◆ Support 8BPP only
  - ♦ Size: 32x32 or 64x64
  - 256 level alpha blending (pre-multiplied alpha support)
  - ◆ RGB2YCbCr(BT601/BT709)

#### Others

- Win0 layer , Win1 layer overlay exchangeable
- Support RGB or YUV domain overlay
- BCSH(Brightness, Contrast, Saturation, Hue adjustment)
- BCSH:YCbCr2RGB(rec601-mpeg/rec601-jpeg/rec709)
- BCSH:RGB2YCbCr(BT601/BT709)
- Support Gamma adjust
- Support CABC (Content Adaptive Backlight Control)
- Support dither down allegro RGB888to666 RGB888to565 & dither down frc (configurable ) RGB888to666
- Blank and black display
- Standby mode

#### 1.2.12 Audio Interface

- I2S0 with 8 channel
  - Up to 8 channels TX and 8 channels RX path
  - Audio resolution from 16bits to 32bits
  - Sample rate up to 192KHz
  - Provides master and slave work mode, software configurable
  - Support 3 I2S formats (normal, left-justified, right-justified)
  - Support 4 PCM formats (early, late1, late2, late3)
  - I2S and PCM mode cannot be used at the same time
  - I2S1/I2S2 with 2 channel
  - Up to 2 channels for TX and 2 channels RX path
  - Audio resolution from 16bits to 32bits
  - Sample rate up to 192KHz
  - Provides master and slave work mode, software configurable
  - Support 3 I2S formats (normal, left-justified, right-justified)
  - Support 4 PCM formats (early, late1, late2, late3)
  - I2S and PCM cannot be used at the same time

#### PDM

- Up to 8 channels
- Audio resolution from 16bits to 24bits
- Sample rate up to 192KHz
- Support PDM master receive mode

#### TDM

- supports up to 8 channels for TX and 8 channels RX path
- Audio resolution from 16bits to 32bits
- Sample rate up to 192KHz
- Provides master and slave work mode, software configurable
- Support 3 I2S formats (normal, left-justified, right-justified)
- Support 4 PCM formats (early, late1, late2, late3)

## 1.2.13 Connectivity

SDIO interface

- Compatible with SDIO3.0 protocol
- 4bits data bus widths
- USB 2.0
  - Built-in one USB 2.0 OTG interfaces
  - Compatible with USB 2.0 specification
  - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
  - Provides 16 host mode channels
  - Support periodic out channel in host mode
- SPI interface
  - Support two SPI Controller
  - Support serial-master and serial-slave mode, software-configurable
- I2C interface
  - Support three I2C interface(I2C0/I2C1/I2C2)
  - Support 7bits and 10bits address mode
  - Software programmable clock frequency
  - Data on the I2C-bus can be transferred at rates of up to 100 kbit/s in the Standard-mode, up to 400 kbit/s in the Fast-mode or up to 1 Mbit/s in Fast-mode Plus.
- UART Controller
  - Support 4 UART interface(UARTO/UART1/UART2/ UART5)
  - Embedded two 64-byte FIFO for TX and RX operation respectively
  - Support 5bit,6bit,7bit,8bit serial data transmit or receive
  - Standard asynchronous communication bits such as start, stop and parity
  - Support different input clock for UART operation to get up to 4Mbps baud rate
  - Support auto flow control mode for UART0/UART1/ UART5

#### 1.2.14 Others

- Multiple group of GPIO
  - All of GPIOs can be used to generate interrupt to CPU
  - Support level trigger and edge trigger interrupt
  - Support configurable polarity of level trigger interrupt
  - Support configurable rising edge, falling edge and both edge trigger interrupt
- Temperature Sensor(TS-ADC)
  - Up to 50KS/s sampling rate
  - Support two temperature sensor
  - -20~120℃ temperature range and 5℃ temperature resolution
- Successive Approximation ADC (SARADC)
  - 10-bit resolution
  - Up to 1MS/s sampling rate
  - 3 single-ended input channels
- OTP
  - Support 8K bit Size, 7K bit for secure application
  - Support Program/Read/Idle mode
- Package Type
  - TFBGA418L (body: 14mm x 14mm; ball size: 0.3mm; ball pitch: 0.65mm)

#### Notes:

① DDR3/DDR3L/DDR4/LPDDR3/LPDDR4 are not used simultaneously

## 1.3 Block Diagram

The following diagram shows the basic block diagram.




Fig.1-1 Block Diagram

## **Chapter 2 Package Information**

#### 2.1 Order Information

Orderable Device	RoHS status	Package	Package Qty	Device Feature
RK3326-S RoHS TFBGA41		TFBGA418L	1190pcs by	Quad core application
KK3320-3	KUIS	II DGA410L	tray	processor

## 2.2 Top Marking




Fig.2-1 Package definition

## 2.3 TFBGA418LDimension




Fig.2-2 Package Top View




Fig.2-4 Package side view

SYMBOL	MILLIMETER						
	MIN	NOM	MAX				
Α		1.17	1.25				
A1	0.16	0.21	0.26				
A2	0.91	0.96	1.01				
А3	0.7	O BASIC					
С	0.22	0.26	0.30				
D	13.90	14.00	14.10				
D1	13.00 BASIC						
Е	13.90	14.00	14.10				
E1	13.	.00 BASI	)				
е	0	.65 BASI	0				
b	0.25	0.30	0.35				
L		0.35 REF	-				
aaa		0.15					
ccc	0.15						
ddd	0.10						
eee		0.15					
fff		0.08					

Fig.2-5 Package dimension

# 2.4 Ball Map

418	1	2	3	4	5	6	7	8	9	10	11
Α	VSS_1	DDDR3_ RESETN/ DDR4_R ESETN/L PDDR4_ RESETn	DDR3_B A0/DDR4 _BG0 /LPDDR4 _A1_A	DDR3_A 5/DDR4 _A8 /LPDDR4 _CKE1_ A	DDR3_BA2/D DR4_BA0 /LPDDR4_A3 _A		DDR3_ A14/DD R4_A1 /LPDDR 4_A0_B	DDR3_A 4/DDR4 _A5 /LPDDR 4_CLKN _B	DDR3_A 12/DDR 4_BA1 /LPDDR4 _CKE1_ B	DDR3_A10/D DR4_CS0N /LPDDR4_A3 _B	VSS_5
В	DDR3_ CLKN/ DDR4_ CLKN /LPDD R4_CL KN_A	DDR3_C LKP/DDR 4_CLKP /LPDDR4 _CLKP_A	DDR3_C SN0/DDR 4_ACTN /LPDDR4 _A0_A	DDR3_A 7/DDR4 _A11 /LPDDR4 _CS0n_ A	DDR3_A3/DD R4_A6 /LPDDR4_A2 _A	VSS_6	DDR3_ A11/DD R4_A3 /LPDDR 4_ODT 0_CA_ B	DDR3_A 6/DDR4 _A7 /LPDDR 4_CLKP _B	VSS_7	DDR3_BA1/ DDR4_CASN /DDR4_A15 /LPDDR4_A4 _B	DDR3_CKE/ DDR4_RASN /DDR4_A16 /LPDDR4_A5 _B
С		DDR_DQ 26	VSS_8	DDR3_R ASN/DD R4_CKE /LPDDR4 _CS1n_ A	VSS_9	DDR3_ A9/DD R4_A0 /LPDDR 4_A5_A	DDR3_ A0/DD R4_A10 /LPDDR 4_A1_B	DDR3_ WEN/DD R4_BG1 /LPDDR 4_CKE0 _B	DDR3_A 15/DDR 4_ODT0 /LPDDR4 _A2_B	DDR3_A8/D DR4_A13 /LPDDR4_CS On_B	DDR3_ODT1 /DDR4_ODT 1
D	DDR_D Q30	DDR_DQ 27	VSS_11	VSS_12	DDR3_ODT0/ DDR4_WEN/ DDR4_A14 /LPDDR4_CK E0_A	DDR3_ A13/DD R4_A2 /LPDDR 4_A4_A	VSS_1 3	DDR3_A 2/DDR4 _A4 /LPDDR 4_ODT0 _CA_A	DDR3_C ASN/DD R4_A12 /LPDDR4 _CS1n_ B	DDR3_A1/D DR4_A9	DDR3_CSN1 /DDR4_CS1 N
E	DDR_D Q31	DDR_DQ 22	VSS_14	VSS_15	VSS_16	VSS_1 7	VSS_1 8	VSS_19	VSS_20	VSS_21	VSS_24
F		VSS_22	DDR_DQ 18	DDR_DQ 16	VSS_23			DDRIO_ VDD_1	DDRIO_ VDD_2	DDRIO_VDD	MIPI_DSI_V CCA_1V0
G	DDR_D QS3_N	DDR_DQ S3_P	DDR_DQ 17	DDR_DM 2	VSS_28		VSS_2 9	VSS_30	DDRIO_ VDD_4	DDRIO_VDD _5	VSS_31
Н		VSS_37	VSS_38	VSS_39	VSS_40		VSS_4 1	VSS_42	VSS_43	VSS_44	VSS_45
J	DDR_D QS2_N	DDR_DQ S2_P	DDR_DQ 29	DDR_DQ 25	VSS_49	DDRIO _VDD_ 6	DDRIO _VDD_ 7	VSS_50	VSS_51	VSS_52	VSS_53

Fig.2-6 Ball Map-1

										_
12	13	14	15	16	17	18	19	20	21	ì
LVDS_TX 3P/MIPI_ TX_D3P/L CDC_DEN _M1		LVDS_CLKP/M IPI_TX_CLKP/ LCDC_D3_M1		LVDS_TX1P/MI PI_TX_D1P/LCD C_D10_M1		GPIO3_C5/LCD C_D17/PWM7/I 2S0_8CH_SDI0/ TDM_SDI		GPIO3_C 0/LCDC_ D12/I2S0 _8CH_SD O1	VSS_2	А
LVDS_TX 3N/MIPI_ TX_D3N/L CDC_HSY NC_M1	LVDS_TX2 P/MIPI_TX _D2P/LCD C_D5_M1	LVDS_CLKN/ MIPI_TX_CLK N/LCDC_D4_ M1	LVDS_TX1N /MIPI_TX_D 1N/LCDC_D 1_M1	LVDS_TX0N/MI PI_TX_D0N/LC DC_D11_M1	LVDS_TX0P/MI PI_TX_D0P/LC DC_D8_M1	GPIO3_B2/LCDC _D6/SPI1_CSN1	GPIO3_C3/LC DC_D15/PW M5/I2S0_8C H_SCLKTX/T DM_SCLK	GPIO3_C 1/LCDC_ D13/I2S0 _8CH_MC LK	GPIO1_A 7/FLASH_ D7/EMMC _D7	В
VSS_10	LVDS_TX2 N/MIPI_T X_D2N/LC DC_VSYN C_M1	GPIO3_A6/LC DC_D2	GPIO3_A4/ LCDC_D0	GPIO3_B5/LCD C_D9_M0/I2S0 _8CH_LRCKRX	GPIO3_B3/LCD C_D7/I2S0_8C H_SDI1	GPIO3_C4/LCD C_D16/PWM6/I 2S0_8CH_SDO0 /TDM_SDO	GPIO3_C2/LC DC_D14/PW M4/I2S0_8C H_LRCKTX/T DM_FSYNC	GPIO1_A 6/FLASH _D6/EMM C_D6	GPIO1_A 2/FLASH_ D2/EMMC _D2/SFC _SIO2	С
VCCIO4	GPIO3_C6 /LCDC_D1 8/PDM_CL K0_M0	GPIO3_C7/LC DC_D19/PDM _CLK1	GPIO3_D0/ LCDC_D20/ CIF_CLKOU T_M1/PDM_ SDI1	GPIO3_D1/LCD C_D21/CIF_VS YNC_M1/PDM_ SDI2/ISP_PREL IGHT_TRIG	GPIO3_D2/LCD C_D22/CIF_HR EF_M1/PDM_S DI3/ISP_FLASH _TRIGOUT	GPIO3_D3/LCD C_D23/CIF_CLK IN_M1/PDM_SD I0_M0/ISP_FLA SH_TRIGIN	GPIO3_A0/LC DC_CLK	GPIO1_A 5/FLASH _D5/EMM C_D5	GPIO1_A  1/FLASH_ D1/EMMC _D1/SFC _SIO1	D
MIPI_DSI _VCCA_3 V3	GPIO3_A1 /LCDC_HS YNC_M0/I 2S2_2CH_ MCLK/ UART5_R X	GPIO3_A3/LC DC_DEN_M0/ CIF_D2_M1/I 2S2_2CH_LR CK_TXRX/ UART5_CTS	GPIO3_A5/ LCDC_D1_ M0/CIF_D3 _M1/I2S2_ 2CH_SDI/ UART5_RTS	GPIO3_A7/LCD C_D3_M0/CIF_ D4_M1/I2S2_2 CH_SDO	GPIO3_B0/LCD C_D4_M0/CIF_ D5_M1/I2S0_8 CH_SDI3	GPIO1_B3/FLAS H_ALE/EMMC_R STN	GPIO1_A3/FL ASH_D3/EMM C_D3/SFC_SI O3	GPIO1_A 0/FLASH _D0/EMM C_D0/SF C_SIO0	GPIO1_A 4/FLASH_ D4/EMMC _D4/SFC _CSN0	Е
MIPI_DSI _VCCA_1 V8/DDR_ PLL_1V8	GPIO3_A2 /LCDC_VS YNC_M0/I 2S2_2CH_ SCLK/ UART5_TX	VSS_25	VSS_26	VSS_27	GPIO3_B1/LCD C_D5_M0/CIF_ D6_M1/I2S0_8 CH_SDI2/SPI1 _CSN0	GPIO3_B4/LCDC _D8_M0/CIF_D7 _M1/SPI1_MOSI	GPIO1_B0/FL ASH_CS0			F
DDR_RZQ	VSS_33	VSS_34	VSS_48	VSS_47	GPIO3_B7/LCD C_D11_M0/CIF _D9_M1/I2S0_ 8CH_SDO2/SPI 1_CLK	GPIO3_B6/LCDC _D10_M0/CIF_D 8_M1/I2S0_8CH _SD03/SPI1_MI SO		GPIO1_B 6/FLASH _CS1/SPI 0_CSN	GPIO1_B 4/FLASH_ CLE/SPI0 _MOSI	G
VSS_46	VSS_55	CPU_VDD_1	CPU_VDD_	CPU_VDD_3	VSS_57	GPIO1_B1/FLAS H_RDY/EMMC_C LKOUT/SFC_CL K	GPIO1_C4/S DMMC1_CMD	GPIO1_B 5/FLASH _WRN/SP I0_MISO	GPIO1_B 7/FLASH_ RDN/SPI 0_CLK	н
VSS_54	VSS_64	CPU_VDD_4	CPU_VDD_	CPU_VDD_6	VSS_56	VCCIO6	GPIO1_C3/U ART1_RTS	GPIO1_C 2/UART1 _CTS		J

Fig.2-7 Ball Map-2

К		DDR_ DQ19	DDR_ DQ24	DDR_DQ28	VSS_58	DDRIO_VDD _8	DDRIO_VD D_9	VSS_59	LOGIC _VDD_ 1	LOGIC_ VDD_3	VSS_61
L	DDR_D Q23	DDR_ DQ20	VSS_ 70	VSS_71	VSS_72	DDRIO_VDD	DDRIO_VD	VSS_73	LOGIC _VDD_ 2	LOGIC_ VDD_4	LOGIC_ VDD_9
М	DDR_D Q21	DDR_	DDR_ DQ13	DDR_DM3	VSS_80	DDRIO_VDD _12	DDRIO_VD D_13	VSS_81	VSS_8 4	VSS_85	LOGIC_ VDD_8
N		DDR_ DQ4	VSS_ 89	DDR_DQ15	VSS_90	VSS_91	VSS_92	VSS_93	VSS_9 6	VSS_97	LOGIC_ VDD_5
Р			DDR_ DQ9	VSS_100	VSS_101	VSS_102	VSS_103	VSS_104	VSS_1 05	VSS_10 6	VSS_10 7
R	DDR_D Q1	DDR_ DQ6	DDR_ DQ5	DDR_DQ0	VSS_113	VSS_114	VSS_115	VSS_116	VSS_1 17	VSS_11 8	VSS_11 9
Т		DDR_ D_M0	VSS_ 126	VSS_127	VSS_128	VSS_129	VSS_130	VSS_131	VSS_1 32	VSS_13 3	VSS_13 4
U	DDR_D QS1_N	DDR_ DQS1_ P	DDR_ DQ2	DDR_D_M1	VSS_141	VCCIO3	GPIO2_B7/ I2C2_SCL	MIPI_CSI_ VCCA_1V0	MIPI_C SI_DP2	MIPI_C SI_CLK N	DDR_RA M_VREF
٧		VSS_1 47	DDR_ DQ14	DDR_DQ12	VSS_148	GPIO2_C0/I2 C2_SDA	GPIO2_B5/ PWM2	MIPI_CSI_ DN2	MIPI_C SI_DP3	MIPI_C SI_CLK P	MIPI_C SI_DN0
W	DDR_D QS0_N	DDR_ DQS0_ P	VSS_ 32	VSS_135	GPIO2_A6/C IF_D8_M0	GPIO2_B6/U ART2_RX_M 1	GPIO2_A7/ CIF_D9_M0	MIPI_CSI_ DN3	MIPI_C SI_DN 1	MIPI_C SI_DP0	VSS_35
Υ	DDR_D Q7	DDR_ DQ3	DDR_ DQ10	GPIO2_B0/CI F_VSYNC_M0	GPIO2_B3/C IF_CLKO_M0	GPIO2_A3/C IF_D5_M0	GPIO2_A5/ CIF_D7_M0	GPIO2_A4/ CIF_D6_M0	MIPI_C SI_DP1	USB_O TG_DP	USB_ID
A A	VSS_4	DDR_ DQ8	VSS_ 98	GPIO2_B1/CI F_HREF_M0	GPIO2_A0/C IF_D2_M0	GPIO2_B2/C IF_CLKI_M0	GPIO2_A2/ CIF_D4_M0	GPIO2_A1/ CIF_D3_M0		USB_O TG_DM	NC
ı	1	2	3	4	5	6	7	8	9	10	11

Fig.2-8 Ball Map-3

VSS_6 3	VSS_65	CPU_VD D_7	CPU_VDD _8	CPU_VDD _9	VSS_67	VSS_68	VCCIO1	GPIO1_C5/ SDMMC1_C LK	GPIO1_C6/SD MMC1_D0	к
VSS_7	VSS_69	VSS_66	VSS_87	VSS_88	VSS_78	VSS_79	GPIO1_D0/ SDMMC1_D 2	GPIO1_D1/ SDMMC1_D	GPIO1_C7/SD MMC1_D1	L
VSS_6 2	VSS_60	VSS_75	VSS_82	VSS_83	VSS_86	PLL_AVDD_ 1V8	GPIO0_B7/ PWM0/OTG _DRV	GPIO1_C0/ UART1_RX	GPIO1_C1/UA RT1_TX	М
LOGIC _VDD_ 7	LOGIC_VDD _6	VSS_74	VSS_94	VSS_95	AVSS	PLL_AVDD_ 1V0	GPIOO_B5/ UARTO_RT S /TEST_CLK 1	GPIO0_B2/ UART0_TX	GPIOO_CO/P WM1	N
VSS_1 08	VSS_109	VSS_11 0	VSS_112	VSS_111	PMU_VDD_ 1V0	GPIO0_B3/ UART0_RX	GPIO0_C1/ PWM3	GPIO0_C4/ CLKIO_32K	GPIO0_B1/I2 C0_SDA	P
VSS_1 20	VSS_121	VSS_12 2	VSS_123	VSS_124	VSS_125	GPIO0_B4/ UART0_CT S	GPIO0_B6/ FLASH_VO LSEL	GPIO0_C3/I 2C1_SDA	GPIO0_B0/I2 C0_SCL	R
VSS_3 6	OTP_VCC_1 V8	VSS_13 6	VSS_137	VSS_138	VSS_139	VSS_140	PMUIO2	GPIO0_C2/I 2C1_SCL	GPIO0_A5	Т
USB_A VDD_1 V0	ADC_AVDD_ 1V8	VSS_14 2	VSS_143	VSS_144	VSS_145	VSS_146	PMUIO1	OSC_24M_I N	OSC_24M_OU	U
GPIO2_ B4/UA RT2_T X_M1	USB_AVDD_ 1V8	ADC_IN 0	ADC_IN2	VSS_149	VSS_150	VSS_151	VSS_152	GPIO0_A4/P MIC_SLEEP/ TSADC_SHU T_M1	GPIO0_A2	V
	USB_AVDD_ 3V3	ADC_IN	GPIO2_C 6/PDM_C LK0_M1	VCCIO5	VSS_99	VSS_76	TVSS	NPOR	GPIO0_A6/TS ADC_SHUT_M 0/TSADC_SH UTORG	w
NC_1	USB_VBUS	GPIO2_ C3/I2S1 _2CH_M CLK	GPIO2_C 4/I2S1_2 CH_SDO	GPIO1_D4 /SDMMC0 _D2/JTAG _TCK	GPIO1_D3/ SDMMC0_D 1/UART2_R X_M0	VCCIO2	GPIO0_A7	GPIO0_A1	GPIOO_AO/RE F_CLKO	Y
NC_2	GPIO2_C5/I 2S1_2CH_S DI//PDM_S DI0_M1	GPIO2_ C2/I2S1 _2CH SCLK	GPIO2_C 1/I2S1_2 CH_LRCK _TXRX	GPIO1_D5 /SDMMC0 _D3/JTAG _TMS	GPIO1_D7/ SDMMC0_C MD	GPIO1_D2/ SDMMC0_D 0/UART2_T X_M0	GPIO1_D6/ SDMMC0_C LKO/TEST_ CLKO	GPIO0_A3/S DMMC0_DE TN	VSS_3	A
12	13	14	15	16	17	18	19	20	21	-

Fig.2-9 Ball Map-4

## 2.5 Pin Number List

Table 2-1 Pin NumberList Information

Pin #	Pin Name	Pin #	Pin Name
A1	VSS_1	L16	VSS_88
A2	DDR3_RESETN/DDR4_RESETN/LPDDR4_RESETn	L17	VSS_78
А3	DDR3_BA0/DDR4_BG0/LPDDR4_A1_A	L18	VSS_79
A4	DDR3_A5/DDR4_A8/LPDDR4_CKE1_A	L19	GPIO1_D0/SDMMC1_D2
A5	DDR3_BA2/DDR4_BA0/LPDDR4_A3_A	L20	GPIO1_D1/SDMMC1_D3
Α7	DDR3_A14/DDR4_A1/LPDDR4_A0_B	L21	GPIO1_C7/SDMMC1_D1
A8	DDR3_A4/DDR4_A5/LPDDR4_CLKN_B	M1	DDR_DQ21
A9	DDR3_A12/DDR4_BA1/LPDDR4_CKE1_B	M2	DDR_DQ11
A10	DDR3_A10/DDR4_CS0N/LPDDR4_A3_B	М3	DDR_DQ13
A11	VSS_5	M4	DDR_DM3
A12	LVDS_TX3P/MIPI_TX_D3P/LCDC_DEN_M1	M5	VSS_80
A14	LVDS_CLKP/MIPI_TX_CLKP/LCDC_D3_M1	М6	DDRIO_VDD_12
A16	LVDS_TX1P/MIPI_TX_D1P/LCDC_D10_M1	M7	DDRIO_VDD_13
A18	GPIO3_C5/LCDC_D17/PWM7/I2S0_8CH_SDI0/TDM_SDI	М8	VSS_81
A20	GPIO3_C0/LCDC_D12/I2S0_8CH_SD01	М9	VSS_84
A21	VSS_2	M10	VSS_85
В1	DDR3_CLKN/DDR4_CLKN/LPDDR4_CLKN_A	M11	LOGIC_VDD_8
B2	DDR3_CLKP/DDR4_CLKP/LPDDR4_CLKP_A	M12	VSS_62
В3	DDR3_CSN0/DDR4_ACTN/LPDDR4_A0_A	M13	VSS_60
В4	DDR3_A7/DDR4_A11/LPDDR4_CS0n_A	M14	VSS_75
В5	DDR3_A3/DDR4_A6/LPDDR4_A2_A	M15	VSS_82
В6	VSS_6	M16	VSS_83
В7	DDR3_A11/DDR4_A3/LPDDR4_ODT0_CA_B	M17	VSS_86
В8	DDR3_A6/DDR4_A7/LPDDR4_CLKP_B	M18	PLL_AVDD_1V8
В9	VSS_7	M19	GPIO0_B7/PWM0/OTG_DRV
B10	DDR3_BA1/DDR4_CASN/DDR4_A15/LPDDR4_A4_B	M20	GPIO1_C0/UART1_RX
B11	DDR3_CKE/DDR4_RASN/DDR4_A16/LPDDR4_A5_B	M21	GPIO1_C1/UART1_TX
B12	LVDS_TX3N/MIPI_TX_D3N/LCDC_HSYNC_M1	N2	DDR_DQ4
B13	LVDS_TX2P/MIPI_TX_D2P/LCDC_D5_M1	N3	VSS_89
B14	LVDS_CLKN/MIPI_TX_CLKN/LCDC_D4_M1	N4	DDR_DQ15
B15	LVDS_TX1N/MIPI_TX_D1N/LCDC_D1_M1	N5	VSS_90
B16	LVDS_TX0N/MIPI_TX_D0N/LCDC_D11_M1	N6	VSS_91
B17	LVDS_TX0P/MIPI_TX_D0P/LCDC_D8_M1	N7	VSS_92

Pin		Pin	
#	Pin Name	#	Pin Name
B18	GPIO3_B2/LCDC_D6/SPI1_CSN1	N8	VSS_93
B19	GPIO3_C3/LCDC_D15/PWM5/I2S0_8CH_SCLKTX/TDM_SCLK	N9	VSS_96
B20	GPIO3_C1/LCDC_D13/I2S0_8CH_MCLK	N10	VSS_97
B21	GPIO1_A7/FLASH_D7/EMMC_D7	N11	LOGIC_VDD_5
C2	DDR_DQ26	N12	LOGIC_VDD_7
С3	VSS_8	N13	LOGIC_VDD_6
C4	DDR3_RASN/DDR4_CKE/LPDDR4_CS1n_A	N14	VSS_74
C5	VSS_9	N15	VSS_94
C6	DDR3_A9/DDR4_A0/LPDDR4_A5_A	N16	VSS_95
C7	DDR3_A0/DDR4_A10/LPDDR4_A1_B	N17	AVSS
C8	DDR3_WEN/DDR4_BG1/LPDDR4_CKE0_B	N18	PLL_AVDD_1V0
C9	DDR3_A15/DDR4_ODT0/LPDDR4_A2_B	N19	GPIO0_B5/ UART0_RTS/ TEST_CLK1
C10	DDR3_A8/DDR4_A13/LPDDR4_CS0n_B	N20	GPIO0_B2/UART0_TX
C11	DDR3_ODT1/DDR4_ODT1	N21	GPIO0_C0/ PWM1
C12	VSS_10	Р3	DDR_DQ9
C13	LVDS_TX2N/MIPI_TX_D2N/LCDC_VSYNC_M1	P4	VSS_100
C14	GPIO3_A6/LCDC_D2	P5	VSS_101
C15	GPIO3_A4/LCDC_D0	P6	VSS_102
C16	GPIO3_B5/LCDC_D9_M0/I2S0_8CH_LRCKRX	Р7	VSS_103
C17	GPIO3_B3/LCDC_D7/I2S0_8CH_SDI1	P8	VSS_104
C18	GPIO3_C4/LCDC_D16/PWM6/I2S0_8CH_SD00/TDM_SD0	P9	VSS_105
C19	GPIO3_C2/LCDC_D14/PWM4/I2S0_8CH_LRCKTX/TDM_FSYNC	P10	VSS_106
C20	GPIO1_A6/FLASH_D6/EMMC_D6	P11	VSS_107
C21	GPIO1_A2/FLASH_D2/EMMC_D2/SFC_SIO2	P12	VSS_108
D1	DDR_DQ30	P13	VSS_109
D2	DDR_DQ27	P14	VSS_110
D3	VSS_11	P15	VSS_112
D4	VSS_12	P16	VSS_111
D5	DDR3_ODT0/DDR4_WEN/DDR4_A14/LPDDR4_CKE0_A	P17	PMU_VDD_1V0
D6	DDR3_A13/DDR4_A2/LPDDR4_A4_A	P18	GPIO0_B3/uart0_rx
D7	VSS_13	P19	GPIO0_C1/PWM3
D8	DDR3_A2/DDR4_A4/LPDDR4_ODT0_CA_A	P20	GPIO0_C4/CLKIO_32K
D9	DDR3_CASN/DDR4_A12/LPDDR4_CS1n_B	P21	GPIO0_B1/I2C0_SDA
D10	DDR3_A1/DDR4_A9	R1	DDR_DQ1
D11	DDR3_CSN1/DDR4_CS1N	R2	DDR_DQ6
D12	VCCIO4	R3	DDR_DQ5

Pin #	Pin Name	Pin #	Pin Name
D13	GPIO3_C6/LCDC_D18/PDM_CLK0_M0	R4	DDR_DQ0
D14	GPIO3_C7/LCDC_D19/PDM_CLK1	R5	VSS_113
D15	GPIO3_D0/LCDC_D20/CIF_CLKOUT_M1/PDM_SDI1	R6	VSS_114
D16	GPIO3_D1/LCDC_D21/CIF_VSYNC_M1/PDM_SDI2/ISP_PRELIGHT _TRIG	R7	VSS_115
D17	GPIO3_D2/LCDC_D22/CIF_HREF_M1/PDM_SDI3/ISP_FLASH_TRI GOUT	R8	VSS_116
D18	GPIO3_D3/LCDC_D23/CIF_CLKIN_M1/PDM_SDI0_M0/ISP_FLASH _TRIGIN	R9	VSS_117
D19	GPIO3_A0/LCDC_CLK	R10	VSS_118
D20	GPIO1_A5/FLASH_D5/EMMC_D5	R11	VSS_119
D21	GPIO1_A1/FLASH_D1/EMMC_D1/SFC_SIO1	R12	VSS_120
E1	DDR_DQ31	R13	VSS_121
E2	DDR_DQ22	R14	VSS_122
E3	VSS_14	R15	VSS_123
E4	VSS_15	R16	VSS_124
E5	VSS_16	R17	VSS_125
E6	VSS_17	R18	GPIO0_B4/UART0_CTS
E7	VSS_18	R19	GPIO0_B6/FLASH_VOLSEL
E8	VSS_19	R20	GPIO0_C3/I2C1_SDA
E9	VSS_20	R21	GPIO0_B0/I2C0_SCL
E10	VSS_21	T2	DDR_D_m0
E11	VSS_24	Т3	VSS_126
E12	MIPI_DSI_VCCA_3V3	T4	VSS_127
E13	GPIO3_A1/LCDC_HSYNC_M0/ I2S2_2CH_MCLK/ UART5_RX	T5	VSS_128
E14	GPIO3_A3/LCDC_DEN_M0/CIF_D2_M1/I2S2_2CH_LRCK_TXRX/ UART5_CTS	Т6	VSS_129
E15	GPIO3_A5/LCDC_D1_M0/CIF_D3_M1/I2S2_2CH_SDI/ UART5_RTS	T7	VSS_130
E16	GPIO3_A7/LCDC_D3_M0/CIF_D4_M1/I2S2_2CH_SDO	Т8	VSS_131
E17	GPIO3_B0/LCDC_D4_M0/CIF_D5_M1/I2S0_8CH_SDI3	Т9	VSS_132
E18	GPIO1_B3/FLASH_ALE/EMMC_RSTN	T10	VSS_133
E19	GPIO1_A3/FLASH_D3/EMMC_D3/SFC_SIO3	T11	VSS_134
E20	GPIO1_A0/FLASH_D0/EMMC_D0/SFC_SIO0	T12	VSS_36
E21	GPIO1_A4/FLASH_D4/EMMC_D4/SFC_CSN0	T13	OTP_VCC_1V8
F2	VSS_22	T14	VSS_136
F3	DDR_DQ18	T15	VSS_137

Pin #	Pin Name	Pin #	Pin Name
F4	DDR_DQ16	T16	VSS_138
F5	VSS_23	T17	VSS_139
F8	DDRIO_VDD_1	T18	VSS_140
F9	DDRIO_VDD_2	T19	PMUIO2
F10	DDRIO_VDD_3	T20	GPIO0_C2/I2C1_SCL
F11	MIPI_DSI_VCCA_1V0	T21	GPIO0_A5
F12	MIPI_DSI_VCCA_1V8/DDR_PLL_1V8	U1	DDR_DQS1_N
F13	GPIO3_A2/LCDC_VSYNC_M0/ I2S2_2CH_SCLK/ UART5_TX	U2	DDR_DQS1_P
F14	VSS_25	U3	DDR_DQ2
F15	VSS_26	U4	DDR_D_M1
F16	VSS_27	U5	VSS_141
F17	GPIO3_B1/LCDC_D5_M0/CIF_D6_M1/I2S0_8CH_SDI2/SPI1_CSN 0	U6	VCCIO3
F18	GPIO3_B4/LCDC_D8_M0/CIF_D7_M1/I2S0_8CH_SCLKRX/SPI1_ MOSI	U7	GPIO2_B7/I2C2_SCL
F19	GPIO1_B0/FLASH_CS0	U8	MIPI_CSI_VCCA_1V0
G1	DDR_DQS3_N	U9	MIPI_CSI_DP2
G2	DDR_DQS3_P	U10	MIPI_CSI_CLKN
G3	DDR_DQ17	U11	DDR_RAM_VREF
G4	DDR_DM2	U12	USB_AVDD_1V0
G5	VSS_28	U13	ADC_AVDD_1V8
G7	VSS_29	U14	VSS_142
G8	VSS_30	U15	VSS_143
G9	DDRIO_VDD_4	U16	VSS_144
G10	DDRIO_VDD_5	U17	VSS_145
G11	VSS_31	U18	VSS_146
G12	DDR_RZQ	U19	PMUIO1
G13	VSS_33	U20	OSC_24M_IN
G14	VSS_34	U21	OSC_24M_OUT
G15	VSS_48	V2	VSS_147
G16	VSS_47	V3	DDR_DQ14
G17	GPIO3_B7/LCDC_D11_M0/CIF_D9_M1/I2S0_8CH_SD02/SPI1_CL	V4	DDR_DQ12
G18	GPIO3_B6/LCDC_D10_M0/CIF_D8_M1/I2S0_8CH_SDO3/SPI1_MI SO	V5	VSS_148
G19	GPIO1_B2/FLASH_DQS/EMMC_CMD	V6	GPIO2_C0/I2C2_SDA
G20	GPIO1_B6/FLASH_CS1/ SPI0_CSN	V7	GPIO2_B5/PWM2
G21	GPIO1_B4/FLASH_CLE/SPI0_MOSI	V8	MIPI_CSI_DN2
H2	VSS_37	V9	MIPI_CSI_DP3
НЗ	VSS_38	V10	MIPI_CSI_CLKP
H4	VSS_39	V11	MIPI_CSI_DN0
H5	VSS_40	V12	GPIO2_B4/ UART2_TX_M1

Pin #	Pin Name	Pin #	Pin Name
Н7	VSS_41	V13	USB_AVDD_1V8
Н8	VSS_42	V14	ADC_IN0
Н9	VSS_43	V15	ADC_IN2
H10	VSS_44	V16	VSS_149
H11	VSS_45	V17	VSS_150
H12	VSS_46	V18	VSS_151
H13	VSS_55	V19	VSS_152
H14	CPU_VDD_1	V20	GPIO0_A4/PMIC_SLEEP/TSADC_SHUT_M1
H15	CPU_VDD_2	V21	GPIO0_A2
H16	CPU_VDD_3	W1	DDR_DQS0_N
H17	VSS_57	W2	DDR_DQS0_P
H18	GPIO1_B1/FLASH_RDY/EMMC_CLKOUT/SFC_CLK	W3	VSS_32
H19	GPIO1_C4/SDMMC1_CMD	W4	VSS_135
H20	GPIO1_B5/FLASH_WRN/ SPI0_MISO	W5	GPIO2_A6/CIF_D8_M0
H21	GPIO1_B7/FLASH_RDN/ SPIO_CLK	W6	GPIO2_B6/UART2_RX_M1
J1	DDR_DQS2_N	W7	GPIO2_A7/CIF_D9_M0
J2	DDR_DQS2_P	W8	MIPI_CSI_DN3
Ј3	DDR_DQ29	W9	MIPI_CSI_DN1
J4	DDR_DQ25	W10	MIPI_CSI_DP0
J5	VSS_49	W11	VSS_35
Ј6	DDRIO_VDD_6	W13	USB_AVDD_3V3
J7	DDRIO_VDD_7	W14	ADC_IN1
Ј8	VSS_50	W15	GPIO2_C6/PDM_CLK0_M1
J9	VSS_51	W16	VCCIO5
J10	VSS_52	W17	VSS_99
J11	VSS_53	W18	VSS_76
J12	VSS_54	W19	TVSS
J13	VSS_64	W20	NPOR
J14	CPU_VDD_4	W21	GPIO0_A6/TSADC_SHUT_M0/TSADC_SHU TORG
J15	CPU_VDD_5	Y1	DDR_DQ7
	CPU_VDD_6		DDR_DQ3
	VSS_56		DDR_DQ10
J18	VCCIO6	Y4	GPIO2_B0/CIF_VSYNC_M0
J19	GPIO1_C3/UART1_RTS	Y5	GPIO2_B3/CIF_CLKO_M0
J20	GPIO1_C2/UART1_CTS	Y6	GPIO2_A3/CIF_D5_M0
K2	DDR_DQ19	Y7	GPIO2_A5/CIF_D7_M0
КЗ	DDR_DQ24	Y8	GPIO2_A4/CIF_D6_M0
K4	DDR_DQ28	Y9	MIPI_CSI_DP1
K5	VSS_58	Y10	USB_OTG_DP
K6	DDRIO_VDD_8	Y11	USB_ID

Pin #	Pin Name	Pin #	Pin Name
	DDRIO_VDD_9		NC_1
	VSS_59		USB_VBUS
	LOGIC_VDD_1		GPIO2_C3/I2S1_2CH_MCLK
K10	LOGIC_VDD_3	Y15	GPIO2_C4/I2S1_2CH_SDO
K11	VSS_61	Y16	GPIO1_D4/SDMMC0_D2/ JTAG_TCK
K12	VSS_63	Y17	GPIO1_D3/SDMMC0_D1
K13	VSS_65	Y18	VCCIO2
K14	CPU_VDD_7	Y19	GPIO0_A7
K15	CPU_VDD_8	Y20	GPIO0_A1
K16	CPU_VDD_9	Y21	GPIO0_A0/REF_CLKO
K17	VSS_67	AA1	VSS_4
K18	VSS_68	AA2	DDR_DQ8
K19	VCCIO1	AA3	VSS_98
K20	GPIO1_C5/SDMMC1_CLK	AA4	GPIO2_B1/CIF_HREF_M0
K21	GPIO1_C6/SDMMC1_D0	AA5	GPIO2_A0/CIF_D2_M0
L1	DDR_DQ23	AA6	GPIO2_B2/CIF_CLKI_M0
L2	DDR_DQ20	AA7	GPIO2_A2/CIF_D4_M0
L3	VSS_70	AA8	GPIO2_A1/CIF_D3_M0
L4	VSS_71	AA10	USB_OTG_DM
L5	VSS_72	AA11	NC
L6	DDRIO_VDD_10	AA12	NC_2
L7	DDRIO_VDD_11	AA13	GPIO2_C5/I2S1_2CH_SDI/PDM_SDIO_M1
L8	VSS_73	AA14	GPIO2_C2/I2S1_2CHSCLK
L9	LOGIC_VDD_2	AA15	GPIO2_C1/I2S1_2CH_LRCK_TXRX
L10	LOGIC_VDD_4	AA16	GPIO1_D5/SDMMC0_D3/ JTAG_TMS
L11	LOGIC_VDD_9	AA17	GPIO1_D7/SDMMC0_CMD/
L12	VSS_77	AA18	GPIO1_D2/SDMMC0_D0/UART2_TX_M0
L13	VSS_69	AA19	GPIO1_D6/SDMMC0_CLKO/ TEST_CLKO
L14	VSS_66	AA20	GPIO0_A3/SDMMC0_DETN
L15	VSS_87	AA21	VSS_3

# 2.6 Power/Ground IO Description

Table 2-2 Power/Ground IO information

Group	Ball#	Descriptions
\ (QQ	A1,A11,A21,B6,B9,C3,C5,C12,D3,D4,D7,E3,E4,E5,E6,E7,E8,E9,E10,E11,F2,F5, F14, F15,F16,G5,G7,G8,G11,G13,G14,G15,G16,H2,H3,H4,H5,H7,H8,	Internal Core
VSS	H9,H10,H11,H12,H13,H17,J5,J8,J9,J10,J11,J12,J13,J17,K5,K8,K11,K12,K13,K 17,K18,L3,L4,L5,L8,L12,L13,L14,L15,L16,L17,L18,M5,M8,M9,M10,M12,	Ground, Digital IO Ground,

0	D-11.4	D
Group	Ball#	Descriptions
	M13,M14,M15,M16,M17,N3,N5,N6,N7,N8,N9,N10,N14,N15,N16,P4,P5,P6,P7,P8	
	,P9,P10,P11,P12,P13,P14,P15,P16,R5,R6,R7,R8,R9,R10,R11,R12,R13,R14,	
	R15,R16,R17,T3,T4,T5,T6,T7,T8,T9,T10,T11,T12,T14,T15,T16,T17,T18,U5,U14	
	,U15,U16,U17,U18,V2,V5,V16,V17,V18,V19,W3,W4,W11,W17,W18,W19,AA1,A	
	A3,AA21	
AVSS	N17	Analog Ground
CPU_VDD	H14,H15,H16,J14,J15,J16,K14,K15,K16	ARM Core Power
LOGIC_VDD	K9 K10 L9 L10 L11 M11 N11 N12 N13	GPU, Logic Power
PMU_VDD_		
1V0	P17	PMU digital Power
		V \ \
		VCCIO1 Power
VCCIO1	K19	Domain Power
		VCCIO2 Power
VCCIO2	Y18	Domain Power
		VCCIO3 Power
VCCIO3	U6	Domain Power
VCCIO4	D12	VCCIO4 Power
		Domain Power
VCCIO5	W16	VCCIO5 Power
		Domain Power
VCCIO6	J18	VCCIO6 Power
		Domain Power
PMUIO1	U19	PMU VCCIO1 Power
		Domain Power
PMUIO2	T19	PMU VCCIO2 Power
F140102	115	Domain Power
DDRIO	50 50 540 60 640 16 17 W6 W7 L6 L7 M6 M7	
_VDD	F8 F9 F10 G9 G10 J6 J7 K6 K7 L6 L7 M6 M7	DDR PHY Power
DDR_PLL_1		
V8	F12	DDR PLL Power
PLL_AVDD_		
1V0	N18	PLL Analog Power
PLL_AVDD_		
1V8	M18	PLL Analog Power
1 10		
TICE WAD		
USB_AVDD	U12	USB OTG2.0l Power
_1V0		LIGO.
USB_AVDD		USB
_1V8	V13	OTG2.0/Host2.0
		Analog Power

Group	Ball#	Descriptions				
LICE WAD		USB				
USB_AVDD _3V3	W13	OTG2.0/Host2.0				
_5V5		Analog Power				
MIPI_DSI_V	F11	MIPI DSI TX				
CCA_1V0	LII	Analog Power				
MIPI_DSI_V	F12	MIPI DSI TX				
CCA_1V8	F1Z	Analog Power				
MIPI_DSI_V	E12	MIPI DSI TX				
CCA_3V3	E1Z	Analog Power				
MIPI_CSI_V	U8	MIPI CSI RX Analog				
CCA_1V0	08	Power				
ADC_AVDD	U13	SARADC Analog				
_1V8	013	Power				
OTP_VCC_1	T13	OTD Appled Dower				
V8	113	OTP Analog Power				

# **2.7 Function IO Description**

Table 2-3 Function IO description

Pin	Pin Name	Func1	Func2	Func3	Func4	Func5	Pad Typ e①	Def ③	Pull	Drive Strengt h@	INT ④	DIE Power domain
W19	TVSS	TVSS					I	I	up	2		
Y21	GPIO0_A0/REF_CLKO	GPIO0_A0	REF_CLKO				I/O	I	dow n	4	<b>√</b>	
Y20	GPIO0_A1	GPIO0_A1					I/O	I	dow n	2	<b>√</b>	
V21	GPIO0_A2	GPIO0_A2					I/O	I	dow n	2	<b>√</b>	
AA2 0	GPIO0_A3/SDMMC0_DETN	GPIO0_A3	SDMMC0_DETN				I/O	I	up	2	<b>√</b>	
V20	GPIO0_A4/PMIC_SLEEP/TSADC_SHUT_M1	GPIO0_A4	PMIC_SLEEP	TSADC_SHUT_M1			I/O	I	dow n	2	<b>√</b>	
T21	GPIOO_A5	GPIO0_A5					I/O	I	ир	2	√	PMUIO1
W21	GPIO0_A6/TSADC_SHUT_M0/TSADC_SHUTORG	GPIO0_A6	TSADC_SHUT_M0	TSADC_SHUTORG			I/O	I	z	2	√	
Y19	GPIO0_A7	GPIO0_A7					I/O	I	up	2	√	
R21	GPIO0_B0/I2C0_SCL	GPIO0_B0	I2C0_SCL				I/O	I	up	2	√	
P21	GPIO0_B1/I2C0_SDA	GPIO0_B1	I2C0_SDA				I/O	I	up	2	√	
N20	GPIO0_B2/UART0_TX	GPIO0_B2	UART0_TX				I/O	I	dow n	2	√	
P18	GPIO0_B3/UART0_RX	GPIO0_B3	UARTO_RX				I/O	I	dow n	2	<b>√</b>	
R18	GPIO0_B4/UART0_CTS	GPIO0_B4	UARTO_CTS				I/O	I	up	2	<b>√</b>	
N19	GPIO0_B5/ UART0_RTS/TEST_CLK1	GPIO0_B5	UARTO_RTS	TEST_CLK1			I/O	I	up	2	<b>√</b>	
R19	GPIO0_B6/FLASH_VOLSEL	GPIO0_B6	FLASH_VOLSEL				I/O	I	ир	2	√	
M19	GPIO0_B7/PWM0/OTG_DRV	GPIO0_B7	PWM0	OTG_DRV			I/O	I	dow n	2	<b>√</b>	PMUIO2
N21	GPIO0_C0/ PWM1	GPIO0_C0		PWM1			I/O	I	dow n	2	<b>√</b>	

Pin	Pin Name	Func1	Func2	Func3	Func4	Func5	Pad Typ e①	Def ③	Pull	Drive Strengt h@	INT ④	DIE Power domain
P19	GPIO0_C1/PWM3	GPIO0_C1		PWM3			I/O	I	dow n	2	<b>√</b>	
T20	GPI00_C2/I2C1_SCL	GPIO0_C2	I2C1_SCL				I/O	I	dow n	2	<b>√</b>	
R20	GPIO0_C3/I2C1_SDA	GPIO0_C3	I2C1_SDA				I/O	I	dow n	2	<b>√</b>	
P20	GPIO0_C4/CLKIO_32K	GPIO0_C4	CLKIO_32K				I/O	I	z	2	√	
E20	GPIO1_A0/FLASH_D0/EMMC_D0/SFC_SIO0	GPIO1_A0	FLASH_D0	EMMC_D0	SFC_SIO0		I/O	I	up	8	√	
D21	GPIO1_A1/FLASH_D1/EMMC_D1/SFC_SIO1	GPIO1_A1	FLASH_D1	EMMC_D1	SFC_SIO1		I/O	I	up	8	√	
C21	GPIO1_A2/FLASH_D2/EMMC_D2/SFC_SIO2	GPIO1_A2	FLASH_D2	EMMC_D2	SFC_SIO2		I/O	I	up	8	√	
E19	GPIO1_A3/FLASH_D3/EMMC_D3/SFC_SIO3	GPIO1_A3	FLASH_D3	EMMC_D3	SFC_SIO3		I/O	I	up	8	√	
E21	GPIO1_A4/FLASH_D4/EMMC_D4/SFC_CSN0	GPIO1_A4	FLASH_D4	EMMC_D4	SFC_CSN0		I/O	I	up	8	√	
D20	GPIO1_A5/FLASH_D5/EMMC_D5	GPIO1_A5	FLASH_D5	EMMC_D5			I/O	I	up	8	√	
C20	GPIO1_A6/FLASH_D6/EMMC_D6	GPIO1_A6	FLASH_D6	EMMC_D6			I/O	I	up	8	√	
B21	GPIO1_A7/FLASH_D7/EMMC_D7	GPIO1_A7	FLASH_D7	EMMC_D7			I/O	I	up	8	√	
F19	GPIO1_B0/FLASH_CS0	GPIO1_B0	FLASH_CS0				I/O	I	up	8	√	
H18	GPIO1_B1/FLASH_RDY/EMMC_CLKOUT/SFC_CLK	GPIO1_B1	FLASH_RDY	EMMC_CLKOUT	SFC_CLK		I/O	I	up	8	√	
G19	GPIO1_B2/FLASH_DQS/EMMC_CMD	GPIO1_B2	FLASH_DQS	EMMC_CMD			I/O	I	up	8	√	
E18	GPIO1_B3/FLASH_ALE/EMMC_RSTN	GPIO1_B3	FLASH_ALE	EMMC_RSTN			I/O	I	dow n	8	<b>√</b>	Vector
G21	GPIO1_B4/FLASH_CLE/ SPI0_MOSI	GPIO1_B4	FLASH_CLE		SPI0_MOSI		I/O	I	dow n	8	√	VCCIO6
H20	GPIO1_B5/FLASH_WRN/ SPI0_MISO	GPIO1_B5	FLASH_WRN		SPI0_MISO		I/O	I	up	8	√	
G20	GPIO1_B6/FLASH_CS1/ SPI0_CSN	GPIO1_B6	FLASH_CS1		SPIO_CSN		I/O	I	up	8	√	]
H21	GPIO1_B7/FLASH_RDN/ SPI0_CLK	GPIO1_B7	FLASH_RDN		SPI0_CLK		I/O	I	up	8	√	
J20	GPIO1_C2/UART1_CTS	GPIO1_C2	UART1_CTS				I/O	I	up	4	√	
K20	GPIO1_C5/SDMMC1_CLK	GPIO1_C5	SDMMC1_CLK				I/O	I	up	4	√	VCCIO1
K21	GPIO1_C6/SDMMC1_D0	GPIO1_C6	SDMMC1_D0				I/O	I	up	4	√	]
L21	GPIO1_C7/SDMMC1_D1	GPIO1_C7	SDMMC1_D1				I/O	I	up	4	√	]
H19	GPIO1_C4/SDMMC1_CMD	GPIO1_C4	SDMMC1_CMD				I/O	I	up	8	√	

Pin	Pin Name	Func1	Func2	Func3	Func4	Func5	Pad Typ e①	Def ③	Pull	Drive Strengt h@	INT ④	DIE Power domain
M20	GPIO1_C0/UART1_RX	GPIO1_C0	UART1_RX				I/O	I	dow n	8	<b>√</b>	
L20	GPIO1_D1/SDMMC1_D3	GPIO1_D1	SDMMC1_D3				I/O	I	up	8	√	
L19	GPIO1_D0/SDMMC1_D2	GPIO1_D0	SDMMC1_D2				I/O	I	up	8	√	
M21	GPIO1_C1/UART1_TX	GPIO1_C1	UART1_TX				I/O	I	up	8	√	
J19	GPIO1_C3/UART1_RTS	GPIO1_C3	UART1_RTS				I/O	I	up	8	√	
AA1 7	GPIO1_D7/SDMMC0_CMD/	GPIO1_D7	SDMMC0_CMD				I/O	I	up	8	<b>√</b>	
AA1 8	GPIO1_D2/SDMMC0_D0/UART2_TX_M0	GPIO1_D2	SDMMC0_D0	UART2_TX_M0			I/O	I	up	8	<b>√</b>	
AA1 9	GPIO1_D6/SDMMC0_CLKO/TEST_CLKO	GPIO1_D46	SDMMC0_CLKO		TEST_CLKO		I/O	I	up	8	<b>√</b>	
AA1 6	GPIO1_D5/SDMMC0_D3/ JTAG_TMS	GPIO1_D5	SDMMC0_D3		JTAG_TMS		I/O	I	up	8	<b>√</b>	
Y17	GPIO1_D3/SDMMC0_D1/UART2_RX_M0	GPIO1_D3	SDMMC0_D1		UART2_RX_M0		I/O	I	dow n	8	<b>√</b>	
Y16	GPIO1_D4/SDMMC0_D2/ JTAG_TCK	GPIO1_D4	SDMMC0_D2		JTAG_TCK		I/O	I	up	8	<b>√</b>	VCCIO2
AA5	GPIO2_A0/CIF_D2_M0	GPIO2_A0	CIF_D2_M0				I/O	I	dow n	4	<b>√</b>	
AA8	GPIO2_A1/CIF_D3_M0	GPIO2_A1	CIF_D3_M0				I/O	I	dow n	4	<b>√</b>	
AA7	GPIO2_A2/CIF_D4_M0	GPIO2_A2	CIF_D4_M0				I/O	I	dow n	4	<b>√</b>	VCCIO3
Y6	GPIO2_A3/CIF_D5_M0	GPIO2_A3	CIF_D5_M0				I/O	I	dow n	4	<b>√</b>	Vecios
Y8	GPIO2_A4/CIF_D6_M0	GPIO2_A4	CIF_D6_M0				I/O	I	dow n	4	<b>√</b>	
Y7	GPIO2_A5/CIF_D7_M0	GPIO2_A5	CIF_D7_M0				I/O	I	dow n	4	<b>√</b>	

Pin	Pin Name	Func1	Func2	Func3	Func4	Func5	Pad Typ e①	Def ③	Pull	Drive Strengt h@	INT ④	DIE Power domain
W5	GPIO2_A6/CIF_D8_M0	GPIO2_A6	CIF_D8_M0				I/O	I	dow n	4	<b>√</b>	
W7	GPIO2_A7/CIF_D9_M0	GPIO2_A7	CIF_D9_M0				I/O	I	dow n	4	<b>√</b>	
Y4	GPIO2_B0/CIF_VSYNC_M0	GPIO2_B0	CIF_VSYNC_M0				I/O	I	dow n	2	<b>√</b>	
AA4	GPIO2_B1/CIF_HREF_M0	GPIO2_B1	CIF_HREF_M0				I/O	I	dow n	2	<b>√</b>	
AA6	GPIO2_B2/CIF_CLKI_M0	GPIO2_B2	CIF_CLKI_M0				I/O	I	dow n	2	<b>√</b>	
Y5	GPIO2_B3/CIF_CLKO_M0	GPIO2_B3	CIF_CLKO_M0				I/O	I	dow n	2	<b>√</b>	
V12	GPIO2_B4/UART2_TX_M1	GPIO2_B4		UART2_TX_M1			I/O	I	dow n	2	<b>√</b>	
V7	GPIO2_B5/PWM2	GPIO2_B5	PWM2				I/O	I	dow n	2	<b>√</b>	
W6	GPIO2_B6 /UART2_RX_M1	GPIO2_B6		UART2_RX_M1			I/O	I	dow	2	<b>~</b>	
U7	GPIO2_B7/ I2C2_SCL	GPIO2_B7		I2C2_SCL			I/O	I	up	2	√	
V6	GPIO2_C0/ I2C2_SDA	GPIO2_C0		I2C2_SDA			I/O	I	up	2	√	
AA1 5	GPIO2_C1/I2S1_2CH_LRCK_TXRX	GPIO2_C1	I2S1_2CH_LRCK_TX				I/O	I	dow	4	<b>~</b>	
AA1 4	GPIO2_C2/I2S1_2CHSCLK	GPIO2_C2	I2S1_2CHSCLK				I/O	I	dow n	4	<b>√</b>	
Y14	GPIO2_C3/I2S1_2CH_MCLK	GPIO2_C3	I2S1_2CH_MCLK				I/O	I	dow n	4	<b>√</b>	
Y15	GPIO2_C4/I2S1_2CH_SDO	GPIO2_C4	I2S1_2CH_SDO				I/O	I	dow n	4	<b>√</b>	
AA1 3	GPIO2_C5/I2S1_2CH_SDI/PDM_SDIO_M1	GPIO2_C5	I2S1_2CH_SDI	PDM_SDIO_M1			I/O	I	dow n	4	<b>√</b>	VCCIO5

Pin	Pin Name	Func1	Func2	Func3	Func4	Func5	Pad Typ e①	Def ③	Pull	Drive Strengt h@	INT ④	DIE Power domain
W15	GPIO2_C6/PDM_CLK0_M1	GPIO2_C6	PDM_CLK0_M1				I/O	I	dow n	4	<b>√</b>	
D19	GPIO3_A0/LCDC_CLK	GPIO3_A0	LCDC_CLK				I/O	I	dow n	8	<b>√</b>	
E13	GPIO3_A1/LCDC_HSYNC_M0/ I2S2_2CH_MCLK/ UART5_RX	GPIO3_A1	LCDC_HSYNC_M0		I2S2_2CH_MCLK	UART5_RX	I/O	I	dow n	8	<b>√</b>	
F13	GPIO3_A2/LCDC_VSYNC_M0/ I2S2_2CH_SCLK/ UART5_TX	GPIO3_A2	LCDC_VSYNC_M0		I2S2_2CH_SCLK	UART5_TX	I/O	I	dow n	8	<b>√</b>	
E14	GPIO3_A3/LCDC_DEN_M0/CIF_D2_M1/I2S2_2CH_LRCK_TXRX / UART5_CTS	GPIO3_A3	LCDC_DEN_M0	CIF_D2_M1	I2S2_2CH_LRCK_TX	UART5_CTS	I/O	I	dow	8	<b>√</b>	
C15	GPIO3_A4/LCDC_D0	GPIO3_A4	LCDC_D0				I/O	I	dow n	8	<b>√</b>	
E15	GPIO3_A5/LCDC_D1_M0/CIF_D3_M1/I2S2_2CH_SDI/ UART5_RTS	GPIO3_A5	LCDC_D1_M0	CIF_D3_M1	I2S2_2CH_SDI	UART5_RTS	I/O	I	dow	8	<b>√</b>	
C14	GPIO3_A6/LCDC_D2	GPIO3_A6	LCDC_D2				I/O	I	dow n	8	<b>√</b>	
E16	GPIO3_A7/LCDC_D3_M0/CIF_D4_M1/I2S2_2CH_SDO	GPIO3_A7	LCDC_D3_M0	CIF_D4_M1	I2S2_2CH_SDO		I/O	I	dow n	8	<b>√</b>	
E17	GPIO3_B0/LCDC_D4_M0/CIF_D5_M1/I2S0_8CH_SDI3	GPIO3_B0	LCDC_D4_M0	CIF_D5_M1	I2S0_8CH_SDI3		I/O	I	dow n	8	<b>√</b>	
F17	GPIO3_B1/LCDC_D5_M0/CIF_D6_M1/I2S0_8CH_SDI2/SPI1_C SN0	GPIO3_B1	LCDC_D5_M0	CIF_D6_M1	I2S0_8CH_SDI2	SPI1_CSN0	I/O	I	dow n	8	<b>√</b>	
B18	GPIO3_B2/LCDC_D6/SPI1_CSN1	GPIO3_B2	LCDC_D6	SPI1_CSN1			I/O	I	dow n	8	<b>√</b>	
C17	GPIO3_B3/LCDC_D7/I2S0_8CH_SDI1	GPIO3_B3	LCDC_D7	I2S0_8CH_SDI1			I/O	I	dow n	8	√	VCCIO4
F18	GPIO3_B4/LCDC_D8_M0/CIF_D7_M1/I2S0_8CH_SCLKRX/SPI1 _MOSI	GPIO3_B4	LCDC_D8_M0	CIF_D7_M1	I2S0_8CH_SCLKRX	SPI1_MOSI	I/O	I	dow n	8	√	
C16	GPIO3_B5/LCDC_D9_M0/I2S0_8CH_LRCKRX	GPIO3_B5	LCDC_D9_M0	I2S0_8CH_LRCKR			I/O	I	dow n	8	<b>√</b>	

Pin	Pin Name	Func1	Func2	Func3	Func4	Func5	Pad Typ e①	Def ③	Pull	Drive Strengt h@	INT ④	DIE Power domain
G18	GPIO3_B6/LCDC_D10_M0/CIF_D8_M1/I2S0_8CH_SDO3/SPI1_ MISO	GPIO3_B6	LCDC_D10_M0	CIF_D8_M1	I2S0_8CH_SDO3	SPI1_MISO	I/O	I	dow n	8	<b>√</b>	
G17	GPIO3_B7/LCDC_D11_M0/CIF_D9_M1/I2S0_8CH_SDO2/SPI1_ CLK	GPIO3_B7	LCDC_D11_M0	CIF_D9_M1	I2S0_8CH_SDO2	SPI1_CLK	I/O	I	dow n	8	<b>√</b>	
A20	GPIO3_C0/LCDC_D12/I2S0_8CH_SDO1	GPIO3_C0	LCDC_D12	I2S0_8CH_SD01			I/O	I	dow n	8	<b>√</b>	
B20	GPIO3_C1/LCDC_D13/I2S0_8CH_MCLK	GPIO3_C1	LCDC_D13	I2S0_8CH_MCLK			I/O	I	dow n	8	<b>√</b>	
C19	GPIO3_C2/LCDC_D14/PWM4/I2S0_8CH_LRCKTX/TDM_FSYNC	GPIO3_C2	LCDC_D14	PWM4	I2S0_8CH_LRCKTX	TDM_FSYNC	I/O	I	dow n	8	<b>√</b>	
B19	GPIO3_C3/LCDC_D15/PWM5/I2S0_8CH_SCLKTX/TDM_SCLK	GPIO3_C3	LCDC_D15	PWM5	I2S0_8CH_SCLKTX	TDM_SCLK	I/O	I	dow n	8	<b>√</b>	
C18	GPIO3_C4/LCDC_D16/PWM6/I2S0_8CH_SD00/TDM_SD0	GPIO3_C4	LCDC_D16	PWM6	12S0_8CH_SDO0	TDM_SDO	I/O	I	dow n	8	<b>√</b>	
A18	GPIO3_C5/LCDC_D17/PWM7/I2S0_8CH_SDI0/TDM_SDI	GPIO3_C5	LCDC_D17	PWM7	I2S0_8CH_SDI0	TDM_SDI	I/O	I	dow n	8	<b>√</b>	
D13	GPIO3_C6/LCDC_D18/ PDM_CLK0_M0	GPIO3_C6	LCDC_D18		PDM_CLK0_M0		I/O	I	dow n	8	<b>√</b>	
D14	GPIO3_C7/LCDC_D19 /PDM_CLK1	GPIO3_C7	LCDC_D19		PDM_CLK1		I/O	I	dow	8	<b>√</b>	
D15	GPIO3_D0/LCDC_D20/CIF_CLKOUT_M1/PDM_SDI1	GPIO3_D0	LCDC_D20	CIF_CLKOUT_M1	PDM_SDI1		I/O	I	dow n	8	<b>√</b>	
D16	GPIO3_D1/LCDC_D21/CIF_VSYNC_M1/PDM_SDI2/ISP_PRELIG HT_TRIG	GPIO3_D1	LCDC_D21	CIF_VSYNC_M1	PDM_SDI2	ISP_PRELIGHT_TR IG	I/O	I	dow n	8	<b>√</b>	
D17	GPIO3_D2/LCDC_D22/CIF_HREF_M1/PDM_SDI3/ISP_FLASH_T RIGOUT	ĠPIO3_D2	LCDC_D22	CIF_HREF_M1	PDM_SDI3	ISP_FLASH_TRIGO UT	I/O	I	dow n	8	<b>√</b>	
V14	ADC_IN0	ADC_IN0					Α		N/A			
W14	ADC_IN1	ADC_IN1					Α		N/A			ADC_AVD
V15	ADC_IN2	ADC_IN2					Α		N/A			D
T2	DDR_D_m0	DDR3_D_m0	DDR4_D_m0				Α		N/A			

Pin	Pin Name	Func1	Func2	Func3	Func4	Func5	Pad Typ e①	Def ③	Pull	Drive Strengt h@	INT ④	DIE Power domain
U4	DDR_D_M1	DDR3_D_M1	DDR4_D_M1				Α		N/A			DDRIO
G4	DDR_DM2	DDR3_DM2	DDR4_DM2				Α		N/A			55.40
M4	DDR_DM3	DDR3_DM3	DDR4_DM3				Α		N/A			
R4	DDR_DQ0	DDR3_DQ0	DDR4_DQ0				Α		N/A			
R1	DDR_DQ1	DDR3_DQ1	DDR4_DQ1				Α		N/A			
Y3	DDR_DQ10	DDR3_DQ10	DDR4_DQ10				Α		N/A			
M2	DDR_DQ11	DDR3_DQ11	DDR4_DQ11				Α		N/A			
V4	DDR_DQ12	DDR3_DQ12	DDR4_DQ12				Α		N/A			
М3	DDR_DQ13	DDR3_DQ13	DDR4_DQ13				Α		N/A			
V3	DDR_DQ14	DDR3_DQ14	DDR4_DQ14				Α		N/A			
N4	DDR_DQ15	DDR3_DQ15	DDR4_DQ15				Α		N/A			
F4	DDR_DQ16	DDR3_DQ16	DDR4_DQ16				Α		N/A			
G3	DDR_DQ17	DDR3_DQ17	DDR4_DQ17				Α		N/A			
F3	DDR_DQ18	DDR3_DQ18	DDR4_DQ18				Α		N/A			
K2	DDR_DQ19	DDR3_DQ19	DDR4_DQ19				Α		N/A			
U3	DDR_DQ2	DDR3_DQ2	DDR4_DQ2				Α		N/A			
L2	DDR_DQ20	DDR3_DQ20	DDR4_DQ20				Α		N/A			
M1	DDR_DQ21	DDR3_DQ21	DDR4_DQ21				Α		N/A			
E2	DDR_DQ22	DDR3_DQ22	DDR4_DQ22				Α		N/A			
L1	DDR_DQ23	DDR3_DQ23	DDR4_DQ23				Α		N/A			
K3	DDR_DQ24	DDR3_DQ24	DDR4_DQ24				Α		N/A			
J4	DDR_DQ25	DDR3_DQ25	DDR4_DQ25				Α		N/A			
C2	DDR_DQ26	DDR3_DQ26	DDR4_DQ26				Α		N/A			
D2	DDR_DQ27	DDR3_DQ27	DDR4_DQ27				Α		N/A			
K4	DDR_DQ28	DDR3_DQ28	DDR4_DQ28				Α		N/A			
J3	DDR_DQ29	DDR3_DQ29	DDR4_DQ29				Α		N/A			
Y2	DDR_DQ3	DDR3_DQ3	DDR4_DQ3				Α		N/A			
D1	DDR_DQ30	DDR3_DQ30	DDR4_DQ30				Α		N/A			
E1	DDR_DQ31	DDR3_DQ31	DDR4_DQ31				Α		N/A			
N2	DDR_DQ4	DDR3_DQ4	DDR4_DQ4				Α		N/A			

Pin	Pin Name	Func1	Func2	Func3	Func4	Func5	Pad Typ e①	Def ③	Pull	Drive Strengt h@	INT ④	DIE Power domain
R3	DDR_DQ5	DDR3_DQ5	DDR4_DQ5				Α		N/A			1
R2	DDR_DQ6	DDR3_DQ6	DDR4_DQ6				Α		N/A			i
Y1	DDR_DQ7	DDR3_DQ7	DDR4_DQ7				А		N/A			i
AA2	DDR_DQ8	DDR3_DQ8	DDR4_DQ8				Α		N/A			
Р3	DDR_DQ9	DDR3_DQ9	DDR4_DQ9				Α		N/A			i
W1	DDR_DQS0_N	DDR3_DQS0_ N	DDR4_DQS0_N		X		А		N/A			
W2	DDR_DQS0_P	DDR3_DQS0_ P	DDR4_DQS0_P				А		N/A			
U1	DDR_DQS1_N	DDR3_DQS1_ N	DDR4_DQS1_N				А		N/A			
U2	DDR_DQS1_P	DDR3_DQS1_	DDR4_DQS1_P				А		N/A			
J1	DDR_DQS2_N	DDR3_DQS2_ N	DDR4_DQS2_N				А		N/A			
J2	DDR_DQS2_P	DDR3_DQS2_	DDR4_DQS2_P				А		N/A			
G1	DDR_DQS3_N	DDR3_DQS3_	DDR4_DQS3_N				Α		N/A			
G2	DDR_DQS3_P	DDR3_DQS3_	DDR4_DQS3_P				А		N/A			
C7	DDR3_A0/DDR4_A10/LPDDR4_A1_B	DDR3_A0	DDR4_A10	LPDDR4_A1_B			Α		N/A			i
D10	DDR3_A1/DDR4_A9	DDR3_A1	DDR4_A9				Α		N/A			
A10	DDR3_A10/DDR4_CS0N/LPDDR4_A3_B	DDR3_A10	DDR4_CS0n	LPDDR4_A3_B			Α		N/A			
В7	DDR3_A11/DDR4_A3/LPDDR4_ODT0_CA_B	DDR3_A11	DDR4_A3	LPDDR4_ODT0_CA _B			А		N/A			
A9	DDR3_A12/DDR4_BA1/LPDDR4_CKE1_B	DDR3_A12	DDR4_BA1	LPDDR4_CKE1_B			Α		N/A			
D6	DDR3_A13/DDR4_A2/LPDDR4_A4_A	DDR3_A13	DDR4_A2	LPDDR4_A4_A			Α		N/A			
A7	DDR3_A14/DDR4_A1/LPDDR4_A0_B	DDR3_A14	DDR4_A1	LPDDR4_A0_B			Α		N/A			
C9	DDR3_A15/DDR4_ODT0/LPDDR4_A2_B	DDR3_A15	DDR4_ODT0	LPDDR4_A2_B			Α		N/A			

Pin	Pin Name	Func1	Func2	Func3	Func4	Func5	Pad Typ e①	Def ③	Pull	Drive Strengt h@	INT ④	DIE Power domain
D8	DDR3_A2/DDR4_A4/LPDDR4_ODT0_CA_A	DDR3_A2	DDR4_A4	LPDDR4_ODT0_CA _A			A		N/A			
В5	DDR3_A3/DDR4_A6/LPDDR4_A2_A	DDR3_A3	DDR4_A6	LPDDR4_A2_A			A		N/A			
A8	DDR3_A4/DDR4_A5/LPDDR4_CLKN_B	DDR3_A4	DDR4_A5	LPDDR4_CLKN_B			Α		N/A			
A4	DDR3_A5/DDR4_A8/LPDDR4_CKE1_A	DDR3_A5	DDR4_A8	LPDDR4_CKE1_A			Α		N/A			
В8	DDR3_A6/DDR4_A7/LPDDR4_CLKP_B	DDR3_A6	DDR4_A7	LPDDR4_CLKP_B			Α		N/A			
B4	DDR3_A7/DDR4_A11/LPDDR4_CS0n_A	DDR3_A7	DDR4_A11	LPDDR4_CS0n_A			Α		N/A			
C10	DDR3_A8/DDR4_A13/LPDDR4_CS0n_B	DDR3_A8	DDR4_A13	LPDDR4_CS0n_B			Α		N/A			
C6	DDR3_A9/DDR4_A0/LPDDR4_A5_A	DDR3_A9	DDR4_A0	LPDDR4_A5_A			Α		N/A			
А3	DDR3_BA0/DDR4_BG0/LPDDR4_A1_A	DDR3_BA0	DDR4_BG0	LPDDR4_A1_A			Α		N/A			
B10	DDR3_BA1/DDR4_CASN/DDR4_A15/LPDDR4_A4_B	DDR3_BA1	DDR4_CASn	DDR4_A15	LPDDR4_A4_B		Α		N/A			
A5	DDR3_BA2/DDR4_BA0/LPDDR4_A3_A	DDR3_BA2	DDR4_BA0	LPDDR4_A3_A			Α		N/A			
D9	DDR3_CASN/DDR4_A12/LPDDR4_CS1n_B	DDR3_CASn	DDR4_A12	LPDDR4_CS1n_B			Α		N/A			
B11	DDR3_CKE/DDR4_RASN/DDR4_A16/LPDDR4_A5_B	DDR3_CKE	DDR4_RASn	DDR4_A16	LPDDR4_A5_B		Α		N/A			
В1	DDR3_CLKN/DDR4_CLKN/LPDDR4_CLKN_A	DDR3_CLKN	DDR4_CLKN	LPDDR4_CLKN_A			Α		N/A			
B2	DDR3_CLKP/DDR4_CLKP/LPDDR4_CLKP_A	DDR3_CLKP	DDR4_CLKP	LPDDR4_CLKP_A			Α		N/A			
В3	DDR3_CSN0/DDR4_ACTN/LPDDR4_A0_A	DDR3_CSN0	DDR4_ACTn	LPDDR4_A0_A			Α		N/A			
D11	DDR3_CSN1/DDR4_CS1N	DDR3_CSN1	DDR4_CS1N				Α		N/A			
D5	DDR3_ODT0/DDR4_WEN/DDR4_A14/LPDDR4_CKE0_A	DDR3_ODT0	DDR4_Wen	DDR4_A14	LPDDR4_CKE0_A		Α		N/A			
C11	DDR3_ODT1/DDR4_ODT1	DDR3_ODT1	DDR4_ODT1				Α		N/A			
C4	DDR3_RASN/DDR4_CKE/LPDDR4_CS1n_A	DDR3_RASn	DDR4_CKE	LPDDR4_CS1n_A			Α		N/A			
A2	DDR3_RESETN/DDR4_RESETN/LPDDR4_RESETn	DDR3_RESET	DDR4_RESETN	LPDDR4_RESETn			А		N/A			
C8	DDR3_WEN/DDR4_BG1/LPDDR4_CKE0_B	DDR3_WEn	DDR4_BG1	LPDDR4_CKE0_B			Α		N/A			
U11	DDR_RAM_VREF	DDR_RAM_VR EF					А		N/A			
G12	DDR_RZQ	DDR_RZQ					Α		N/A			
B14	LVDS_CLKN/MIPI_TX_CLKN/LCDC_D4_M1	LVDS_CLKN	MIPI_TX_CLKN	LCDC_D4_M1			Α		N/A			
A14	LVDS_CLKP/MIPI_TX_CLKP/LCDC_D3_M1	LVDS_CLKP	MIPI_TX_CLKP	LCDC_D3_M1			Α		N/A			MIPI_DSI
B16	LVDS_TX0N/MIPI_TX_D0N/LCDC_D11_M1	LVDS_TX0N	MIPI_TX_D0N	LCDC_D11_M1			Α		N/A			

Pin	Pin Name	Func1	Func2	Func3	Func4	Func5	Pad Typ e①	Def 3	Pull	Drive Strengt h@	INT ④	DIE Power domain
B17	LVDS_TX0P/MIPI_TX_D0P/LCDC_D8_M1	LVDS_TX0P	MIPI_TX_D0P	LCDC_D8_M1			Α		N/A			
B15	LVDS_TX1N/MIPI_TX_D1N/LCDC_D1_M1	LVDS_TX1N	MIPI_TX_D1N	LCDC_D1_M1			Α		N/A			i
A16	LVDS_TX1P/MIPI_TX_D1P/LCDC_D10_M1	LVDS_TX1P	MIPI_TX_D1P	LCDC_D10_M1			Α		N/A			i
C13	LVDS_TX2N/MIPI_TX_D2N/LCDC_VSYNC_M1	LVDS_TX2N	MIPI_TX_D2N	LCDC_VSYNC_M1			Α		N/A			i
B13	LVDS_TX2P/MIPI_TX_D2P/LCDC_D5_M1	LVDS_TX2P	MIPI_TX_D2P	LCDC_D5_M1			Α		N/A			I
B12	LVDS_TX3N/MIPI_TX_D3N/LCDC_HSYNC_M1	LVDS_TX3N	MIPI_TX_D3N	LCDC_HSYNC_M1			Α		N/A			I
A12	LVDS_TX3P/MIPI_TX_D3P/LCDC_DEN_M1	LVDS_TX3P	MIPI_TX_D3P	LCDC_DEN_M1			Α		N/A			
U10	MIPI_CSI_CLKN	MIPI_CSI_CLK					А		N/A			
V10	MIPI_CSI_CLKP	MIPI_CSI_CLK					А		N/A			
V11	MIPI_CSI_DN0	MIPI_CSI_DN 0		-0			А		N/A			
W9	MIPI_CSI_DN1	MIPI_CSI_DN					Α		N/A			
V8	MIPI_CSI_DN2	MIPI_CSI_DN 2					А		N/A			
W8	MIPI_CSI_DN3	MIPI_CSI_DN 3					Α		N/A			
W10	MIPI_CSI_DP0	MIPI_CSI_DP 0					Α		N/A			
Y9	MIPI_CSI_DP1	MIPI_CSI_DP					Α		N/A			
U9	MIPI_CSI_DP2	MIPI_CSI_DP					Α		N/A			
V9	MIPI_CSI_DP3	MIPI_CSI_DP					А		N/A			MIPI_CSI
U20	OSC_24M_IN	OSC_24M_IN					А		N/A			
U21	OSC_24M_OUT	OSC_24M_OU					А		N/A			PMU_VDD

Pin	Pin Name	Func1	Func2	Func3	Func4	Func5	Pad Typ e①	Def ③	Pull	Drive Strengt h@	INT ④	DIE Power domain
Y12	NC_1						Α		N/A			
AA1 2	NC_2					X	А		N/A			
Y11	USB_ID	USB_ID					Α		N/A			
AA1 0	USB_OTG_DM	USB_OTG_DM					Α		N/A			
Y10	USB_OTG_DP	USB_OTG_DP					Α		N/A			
Y13	USB_VBUS	USB_VBUS					Α		N/A			USB

#### Notes:

- ① Pad types: I = digital-input, O = digital-output, I/O = digital input/output (bidirectional), A=Analog IO
- ② Def default IO direction for digital IO
- ③ Output Drive Unit is mA, only Digital IO has drive value;
- 4 INT: interrupt support;

## 2.8 IO Pin Name Description

This sub-chapter will focus on the detailed function description of every pins based on different interface.

Table 2-4 IO function description list

Interface	Pin Name	Direction	Description
	OSC_24M_IN	I	Clock input of 24MHz crystal
Misc	OSC_24M_OUT	0	Clock output of 24MHz crystal
	NPOR	I	Chip hardware reset

Interface	Pin Name	Direction	Description
	JTAG TCK	т	JTAG interface clock input/SWD interface clock
CW1 DD	JIAG_ICK	1	input
SWJ-DP	ITAC TMC	1.0	JTAG interface TMS input/SWD interface data
	JTAG_TMS	I/O	out

Interface	Pin Name	Direction	Description
	SDMMC0_CLK	0	sdmmc card clock
	CDMMC0 CMD	1/0	sdmmc card command output and response
SD/MMC	SDMMC0_CMD	I/O	input
Host	SDMMC0_D[i]	1/0	admine cord data input and output
Controller	( <i>i</i> =0~3)	I/O	sdmmc card data input and output
	CDMMC0 DETN	T	sdmmc card detect signal, 0 represents
	SDMMC0_DETN	1	presence of card

Interface	Pin Name	Direction	Description
	SDMMC1_CLK	0	sdio card clock
SDIO Host	SDMMC1_CMD	I/O	sdio card command output and response input
Controller	SDMMC1_D[ <i>i</i> ] ( <i>i</i> =0~3)	I/O	sdio card data input and output

Interface	Pin Name	Direction	Description				
	EMMC_CLKOUT	0	emmc card clock				
еММС	EMMC_CMD	I/O	emmc card command output and response input				
Interface	EMMC_D[ <i>i</i> ] ( <i>i</i> =0~7)	I/O	emmc card data input and output				

Interface	Pin Name	Direction	Description
	FLASH_ALE	0	Flash address latch enable signal
	FLASH_CLE	0	Flash command latch enable signal
	FLASH_WRN	0	Flash write enable and clock signal
Nand Flash	FLASH_RDN	0	Flash read enable and write/read signal
Interface	FLASH_Di(i=0~7)	I/O	Flash data inputs/outputs signal
	FLASHx_DQS	I/O	Flash data strobe signal
	FLASHx_RDY	I	Flash ready/busy signal

Interface	Pin Name	Direction	Description
	FLASHx_CSNi=0~1)	0	Flash chip enable signal for chip i, $i=0~7$

Interface	Pin Name	Direction	Description
	SFC_CLK	I/O	sfc serial clock
SFC Controller	SFC_CSNx(x=0)	I/O	sfc chip select signal,low active
	$SFC_SIOx(x=0,3)$	0	sfc serial data output

Interface	Pin Name	Direction	Description
	LCDC DCLK	0	LCDC RGB interface display clock out, MCU i80
	LCDC_DCLK	0	interface RS signal
	LCDC VSYNC	0	LCDC RGB interface vertical sync pulse, MCU
	LCDC_VSTNC		i80 interface CSN signal
LCDC	LDCD_HSYNC	0	LCDC RGB interface horizontal sync pulse, MCU
			i80 interface WEN signal
	LCDC DEN	0	LCDC RGB interface data enable, MCU i80
	LCDC_DEN		interface REN signal
	LCDC_Di(i=0~23)	0	LCDC data output/input

Interface	Pin Name	Direction	Description
	CLKP	0	Active-high clock signal to the memory device.
	CLKN	0	Active-low clock signal to the memory device.
	CKE	0	Active-high clock enable signal to the memory device
	CSNi (i=0,1)	0	Active-low chip select signal to the memory device. AThere are two chip select.
	RASn	0	Active-low row address strobe to the memory device.
	CASn	0	Active-low column address strobe to the memory device.
DDR	WEn	0	Active-low write enable strobe to the memory device.
Interface	BAi(i=0,1,2)	0	Bank address signal to the memory device.
	Ai(i=0~15)	0	Address signal to the memory device.
	DQi(i=0~31)	I/O	Bidirectional data line to the memory device.
	DQS[ <i>i</i> ]_P (i=0~3)	I/O	Active-high bidirectional data strobes to the memory device.
	DQS[ <i>i</i> ]_N (i=0~3)	I/O	Active-low bidirectional data strobes to the memory device.
	DMi(i=0~3)	0	Active-low data mask signal to the memory device.
	ODTi(i=0,1)	0	On-Die Termination output signal for two chip select.
	RESETn	0	DDR3/DDR4 reset signal to the memory device

Interface	Pin Name	Direction	Description
	I2S0_8CH_MCLK	0	I2S/PCM clock source
	I2S0_8CH_SCLK	I/O	I2S/PCM serial clock
I2S0/PCM Controller	I2S0_8CH_LRCKRX	I/O	I2S/PCM left & right channel signal for receiving serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
	I2S0_8CH_LRCKTX	I/O	I2S/PCM left & right channel signal for transmitting serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
	I2S0_8CH_SDI <i>i</i> ( <i>i</i> =1~3)	I	I2S/PCM serial data input
	I2S0_8CH_SDO <i>i</i> ( <i>i</i> =1~3)	0	I2S/PCM serial data output

Interface	Pin Name	Direction	Description
	I2S1_2CH_MCLK	0	I2S/PCM clock source
	I2S1_2CH_SCLK	I/O	I2S/PCM serial clock
I2S1/PCM Controller	I2S1_2CH_LRCKRX	I/O	I2S/PCM left & right channel signal for receiving serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
	I2S1_2CH_LRCKTX	I/O	I2S/PCM left & right channel signal for transmitting serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
	I2S1_2CH_SDI	I	I2S/PCM serial data input
	I2S1_2CH_SDO	0	I2S/PCM serial data output

Interface	Pin Name	Direction	Description
	I2S2_2CH_MCLK	0	I2S/PCM clock source
	I2S2_2CH_SCLK	I/O	I2S/PCM serial clock
I2S2/PCM Controller	I2S2_2CH_LRCKRX	I/O	I2S/PCM left & right channel signal for receiving serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
	I2S2_2CH_LRCKTX	I/O	I2S/PCM left & right channel signal for transmitting serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
	I2S2_2CH_SDI	I	I2S/PCM serial data input
	I2S2_2CH_SDO	0	I2S/PCM serial data output

Interface	Pin Name	Direction	Description
	PDM_CLK	0	PDM sampling clock
PDM	PDM_SDI[i]	I	PDM data
	( <i>i</i> =0~3)		

Interface	Pin Name	Direction	Description
TDM	TDM_SCLK	I/O	TDM serial clock
	TDM_FSYNC	I/O	TDM frame synchronization pulse
	TDM_SDI	I	TDM serial data input
	TDM_SDO	0	TDM data output

Interface	Pin Name	Direction	Description
SPI0	SPIO_CLK	I/O	SPI serial clock
	SPI0_CSN[ <i>i</i> ]( <i>i</i> =0)	I/O	SPI chip select signal, low active
	SPI0_TXD	0	SPI serial data output
	SPIO_RXD	I	SPI serial data input

Interface	Pin Name	Direction	Description
SPI1	SPI1_CLK	I/O	SPI serial clock
	SPI1_CSN[ <i>i</i> ]( <i>i</i> =0,1)	I/O	SPI chip select signal, low active
	SPI1_TXD	0	SPI serial data output
	SPI_RXD	I	SPI serial data input

Interface	Pin Name	Direction	Description
	PWM0	I/O	Pulse Width Modulation input and output
	PWM1	I/O	Pulse Width Modulation input and output, used
	PWMI		for VOPB CABAC PWM control
	PWM2	I/O	Pulse Width Modulation input and output
	PWM3	I/O	Pulse Width Modulation input and output, used
PWM			for IR application recommended
	PWM4	I/O	Pulse Width Modulation input and output
	PWM5	I/O	Pulse Width Modulation input and output
	PWM6	I/O	Pulse Width Modulation input and output
	PWM7	I/O	Pulse Width Modulation input and output, used
			for IR application recommended

Interface	Pin Name	Direction	Description
I2C	I2C[ <i>i</i> ]_SDA ( <i>i</i> =0,1,2)	I/O	I2C data
120	I2C[ <i>i</i> ]_SCL ( <i>i</i> =0,1,2)	I/O	I2C clock

Interface	Pin Name	Direction	Description
	UART[i]_RX	Ţ	UART serial data input
	(i=1,2)	1	DAKT Serial data iliput
	UART[i]_TX	0	UART serial data output
UART	(i=1,2)	0	OAKT Serial data output
UAKT	UART[i]_CTS	I	UART clear to send modem tatus input
	( <i>i</i> =1)	1	OAKT clear to send modern tatus input
	UART[i]_RTS	0	UART modem control request to send output
	( <i>i</i> =1)	U	OAKT modern control request to send output

Interface	Pin Name	Direction	Description
	USB_OTG_DP	I/O	USB 2.0 Data signal DP
USB 2.0	USB_OTG_DM	I/O	USB 2.0 Data signal DM
036 2.0	USB_VBUS	I	Insert detect when act as USB device
	USB_ID	I	USB Mini-Receptacle Identifier

Interface	Pin Name	Direction	Description
	MIPI TX D <i>i</i> N( <i>i</i> =0~3)	0	MIPI DSI negative differential data line
	MIPI_IX_D/N(/=0~3)	U	transceiver output
	MIDI TV D(I)(i=02)	0	MIPI DSI positive differential data line
MIDI DCI	MIPI_TX_D <i>i</i> P( <i>i</i> =0~3)	U	transceiver output
MIPI_DSI	MIDI TV CLUD	0	MIPI DSI positive differential clock line
	MIPI_TX_CLKP	0	transceiver output
		MIPI DSI negative differential clock line	
	MIPI_TX_CLKN	O transceiver output	transceiver output

Interface	Pin Name	Direction	Description
	LVDS_TXiN(i=0~3)	0	LVDS negative differential data line transceiver output
LVDC	LVDS_TXiP(i=0~3)	0	LVDS positive differential data line transceiver output
LVDS	LVDS_CLKP	0	LVDS positive differential clock line transceiver output
	LVDS_CLKN	0	LVDS negative differential clock line transceiver output

Interface	Pin Name	Direction	Description
	MIDL CSL DN/(i=02)	т	MIPI CSI negative differential data line
	MIPI_CSI_DN $i(i=0\sim3)$	1	transceiver output
	MIPI_CSI_DP <i>i</i> ( <i>i</i> =0~3) I		MIPI CSI positive differential data line
MIPI CSI	MIPI_C3I_DP/(I=0~3)	1	transceiver output
MIPI_CSI	MIPI CSI CLKP	т	MIPI CSI positive differential clock line
	MIPI_C3I_CLKP	1	transceiver output
	MIDI COI CUIA	т	MIPI CSI negative differential clock line
	MIPI_CSI_CLKN	1	transceiver output

#### **Chapter 3 Electrical Specification**

### 3.1 Absolute Ratings

The below table provides the absolute ratings.

Absolute maximum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

Absolute minimum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute minimum ratings conditions may affect device reliability.

Parameters	Related Power Group	Min	Max	Unit
Supply voltage for CPU	VDD_CORE	-0.3	NA	V
Supply voltage for GPU and core logic	VDD_LOGIC	-0.3	NA	V
1.0V supply voltage		-0.3	NA	V
1.8V supply voltage		-0.3	1.98	V
3.3V supply voltage	X	-0.3	3.63	V
Supply voltage for DDR IO		-0.3	1.65	V
Storage Temperature	Tstg	-40	125	℃
Max Conjunction Temperature	Тj	N/A	125	°C

Table 3-1 Absolute ratings

## 3.2 Recommended Operating Condition

Following table describes the recommended operating condition.

Table 3-2 Recommended operating condition

Parameters	Symbol	Min	Тур	Max	Unit
Voltage for CPU	CPU_VDD	NA	0.90	NA	V
Voltage for GPU and core logic	LOGIC_VDD	NA	0.90	NA	V
Voltage for PMU	PMU_VDD_1V0	NA	0.90	NA	V
Digital GPIO Power (3.3V/1.8V)	VCCIO1,VCCIO2, VCCIO3, VCCIO4VCCIO5, VCCIO6, PMUIO1, PMUIO2	2.97 1.62	3.30 1.8	3.63 1.98	V
DDR3 IO power	DDR_VDD	1.425	1.5	1.575	V
DDR3L IO Power	DDR_VDD	1.283	1.35	1.417	V
LPDDR3 IO Power	DDR_VDD	1.14	1.2	1.3	V
DDR4 IO Power	DDR_VDD	1.14	1.2	1.3	V
LPDDR4 IO Power	DDR_VDD	1.0	1.1	1.21	V
OTP Analog Power	OTP_VCC_1V8	1.62	1.8	1.98	V
PLL Analog Power(1.0V)	PLL_DVDD_1V0	0.81	0.90	1.10	V
PLL Analog Power(1.8V)	PLL_AVDD_1V8	1.62	1.8	1.98	V
SARADC Analog Power	ADC_AVDD_1V8	1.62	1.8	1.98	V
USB 2.0 OTG/Host Analog Power (1.0V)	USB20_DVDD_1V0	0.81	0.90	1.10	V
USB 2.0 OTG/Host Analog Power (1.8V)	USB20_AVDD_1V8	1.62	1.8	1.98	V
USB 2.0 OTG/Host Analog Power (3.3V)	USB20_AVDD_3V3	2.97	3.3	3.63	V
MIPI DSI Analog Power(1.0V)	MIPI_DSI_VCCA_1V0	0.81	0.90	1.10	V
MIPI DSI Analog Power (1.8V)	MIPI_DSI_VCCA_1V8	1.62	1.8	1.98	V

Parameters	Symbol	Min	Тур	Max	Unit
MIPI DSI Analog Power (3.3V)	MIPI_DSI_VCCA_3V3	2.97	3.3	3.63	V
MIPI CSI Analog Power(1.0V)	MIPI_CSI_VCCA_1V0	0.9	1.0	1.1	V
OSC input clock frequency		N/A	24	N/A	MHz
Max CPU frequency of A35		N/A	N/A	TBD	GHz
Max GPU frequency		N/A	N/A	TBD	MHz
Ambient Operating Temperature	T <sub>A</sub>	0	25	80	°C

Notes:

① Symbol name is same as the pin name in the io descriptions

#### 3.3 DC Characteristics

Table 3-3 DC Characteristics

	Parameters	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	Vil	-0.3	0	0.8	V
	Input High Voltage	Vih	3.3x0.7	3.3	3.3+0.3	V
Digital GPIO	Output Low Voltage	Vol	NA	-0.3	V	
@3.3V	Output High Voltage	Voh	2.4	NA	NA	V
	Pullup Resistor	Rpu	27	33	44	Kohm
	Pulldown Resistor	Rpd	31	88	221	Kohm
	Input Low Voltage	Vil	-0.3	0	0.8 3.3+0.3 0.4 NA 44 221 1.8x0.35 1.8 + 0.3 0.45 NA 37	V
	Input High Voltage	Vih	1.8x0.65	1.8	1.8 + 0.3	V
Digital GPIO	Output Low Voltage	Vol	NA	NA	0.45	V
@1.8V	Output High Voltage	Voh	1.8-0.45	NA	NA	V
	Pullup Resistor	Rpu	14	20	37	Kohm
	Pulldown Resistor	Rpd	23	49	122	Kohm

	Parameters	Symbol	Min	Тур	Max	Unit
	Input High Voltage	Vih_ddr	VREF + 0.13	NA	DDR_VDD	V
DDR IO @	Input Low Voltage	Vil_ddr	VSS	NA	VREF - 0.13	V
LPDDR2 mode	Output High Voltage	Voh_ddr	VREF + 0.13	NA	DDR_VDD	V
	Output Low Voltage	Vol_ddr	VSS	NA	Vref-0.13	V
	Input High Voltage	Vih_ddr	VREF + 0.1	NA	DDR_VDD	V
DDR IO @	Input Low Voltage	Vil_ddr	VSS	NA	VREF - 0.1	V
LPDDR3 mode	Output High Voltage	Voh_ddr	VREF + 0.1	NA	DDR_VDD	V
	Output Low Voltage	Vol_ddr	VSS	NA	VREF - 0.1	V
	Input High Voltage	Vih_ddr	VREF + 0.10	NA	DDR_VDD	V
	Input Low Voltage	Vil_ddr	VSS	NA	VREF - 0.10	V
DDR IO	Output High Voltage	Voh_ddr	VREF + 0.10	NA	DDR_VDD	V
@DDR3 mode	Output Low Voltage	Vol_ddr	VSS	NA	VREF - 0.10	V
	On die termination (ODT) resistance	Rtt	10	75	VREF - 0.13  DDR_VDD  VREF - 0.1  DDR_VDD  VREF - 0.1  DDR_VDD  VREF - 0.10  DDR_VDD  VREF - 0.10	Ohm
	Input High Voltage	Vih_ddr	VREF +0.075	NA	DDR_VDD	V
DDR IO	Input Low Voltage	Vil_ddr	VSS	NA	VREF -0.075	V
@DDR4 mode	Output High Voltage	Voh_ddr	VREF +0.075	NA	DDR_VDD	V
	Output Low Voltage	Vol_ddr	VSS	NA	Vref-0.075	V

	Parameters	Symbol	Min	Тур	Max	Unit
	Input High Voltage	Vih_ddr	VREF +0.075	NA	DDR_VDD	٧
DDR IO	Input Low Voltage	Vil_ddr	VSS	NA	VREF -0.075	V
@LPDDR4 mode	Output High Voltage	Voh_ddr	VREF +0.075	NA	DDR_VDD	V
	Output Low Voltage	Vol_ddr	VSS	NA	Vref-0.075	V

	Parameters	Symbol	Min	Тур	Max	Unit
	Output High Voltage	Voh	1050	NA	NA	mV
	Output Low Voltage	Vol	NA	NA	750	mV
	Output differential voltage	VOD	250	NA	400	mV
MIPI_DSI	Output High Voltage         Voh         1050         NA           Output Low Voltage         Vol         NA         NA           Output differential voltage          VOD          250         NA           Output offset voltage         Vos         825         NA           DS mode         Output impedance, single ended         Ro         40         NA           Ro mismatch between A & B         ΔRo         NA         NA           Change in  Vod  between 0 and 1          ΔVos         NA         NA           PLDSI         Output High Voltage         Voh         1.8         NA           Output Low Voltage         Vol         NA         NA           Short-Circuit Output Current         los         NA         35           Output High Voltage         Voh         300         NA           Output High Voltage         Voh         300         NA           PLDSI         Vol         NA         NA           Output Low Voltage         Vol         NA <td>975</td> <td>mV</td>	975	mV			
IO@LVDS mode	Output impedance, single ended	Ro	40	NA	140	Ω
	Ro mismatch between A & B	ΔRo	NA	NA	10	%
	Change in  Vod  between 0 and 1	ΔVod	NA	NA	25	mV
	Change in Vod between 0 and 1	ΔVos	NA	NA	25	mV
MIDL DOL	Output High Voltage	Voh	1.8	NA	NA	V
	Output Low Voltage	Vol	NA	NA	0	V
10@11Emode	Short-Circuit Output Current	los	NA	35	60	mA
	Output impedance	Zolp	40	NA	NA 750 400 975 140 10 25 25 NA	Ω
	Output High Voltage	Voh	300	NA	NA	mV
	Output Low Voltage	Vol	NA	NA	100	mV
	HS TX static Common-mode voltage	VCMTX	150	200	250	mV
MIPI DSI		ΔVCMTX(1,0)	NA	NA	5	mV
IO@MIPI mode	HS transmit differential voltage	VOD	140	200	270	mV
		ΔVOD	NA	NA	10	mV
	HS output high voltage	VOHHS	NA	NA	360	mV
Change in Vo  Output High \( Output Low V \) Short-Circuit o Output imped  Output High \( Output High \( Output High \( Output Low V \) HS TX static o VCMTX mism or Differential  VOD mismato Differential-O HS output hig Single ended	Single ended output impedance	zos	40	50	62.5	Ω
	Single ended output impedance mismatch	ΔZOS	NA	NA	10	%

# 3.4 Electrical Characteristics for General IO

Table 3-4 Electrical Characteristics for Digital General IO

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input leakage current	Ii	Vin = 3.3V or 0V	NA	NA	10	uA

Parameters		Symbol	Test condition	Min	Тур	Max	Unit
Digital GPIO @3.3V	Tri-state output leakage current	Ioz	Vout = 3.3V or 0V	NA	NA	10	uA
Digital GPIO	Input leakage current	Ii	Vin = 1.8V or 0V	NA	NA	10	uA
@1.8V	Tri-state output leakage current	Ioz	Vout = 1.8V or 0V	NA	NA	10	uA

### 3.5 Electrical Characteristics for PLL

Table 3-5 Electrical Characteristics for PLL

Para	ameters	Symbol	Test condition	Min	Тур	Max	Unit
	Input clock	Fin	Fin = FREF	1	X	800	MHz
	frequency(Int)		@3.3V/1.1V				
	Input clock	F <sub>in</sub>	Fin = FREF	10		800	MHz
	frequency(Frac)	i in	@3.3V/1.1V	10		800	11112
	VCO executing vone	_	Fvco = Fref * FBDIV	200		2200	NALI-
PLL	VCO operating range	F <sub>vco</sub>	@3.3V/1.1V	800		3200	MHz
	Output clock fraguancy	_	Fout = Fvco/POSTDIV	16		3200	MHz
	Output clock frequency	Fout	@3.3V/1.1V	10		3200	MILIT
Lock			@ 2 2\//1 1\/				Input
	Lock time	T <sub>lt</sub>	@ 3.3V/1.1V,		250	500	clock
			FREF=24M,REFDIV=1				cycles

#### Notes:

- ① REFDIV is the input divider value;
- ② FBDIV is the feedback divider value;
- ③ POSTDIV is the output divider value

### 3.6 Electrical Characteristics for USB 2.0 Interface

Table 3-6 Electrical Characteristics for USB 2.0 Interface

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
110		Transmitter				
High output level	VOH		2.8	NA	NA	V
Low output level	VOL		NA	NA	0.3	V
Output resistance ROUT		Classic mode (Vout = 0 or 3.3V)	40.5	45	49.5	ohms
		HS mode (Vout = 0 to 800mV)	40.5	45	49.5	ohms
Output Capacitance	COUT	seen from D+ or D-			3	pF
Outrock Common Made Valtage	) /h/	Classic (LS/FS) mode	1.45	1.65	1.85	V
Output Common Mode Voltage	VM	HS mode	0.175	0.2	0.225	V
		Classic (LS/FS); Io=0mA	2.97	3.3	3.63	V
Differential output signal high	VOH	Classic (LS/FS); Io=6mA	2.2	NA	NA	V
		HS mode; Io=0mA	360	400	440	mV
		Classic (LS/FS); Io=0mA	-0.33	0	0.33	V
Differential output signal low	VOL	Classic (LS/FS); Io=6mA	NA	0.3	0.8	V
		HS mode; Io=0mA	-40	0	40	mV

Parameters	Symbol	Test condition	Min	Тур	Max	Unit	
Receiver							
Danie a projekt ik	DOENIC	Classic mode		+-250		mV	
Receiver sensitivity	rivity RSENS	HS mode		+-25		mV	
		Classic mode	0.8	1.65	2.5	V	
Receiver common mode	RCM	HS mode (differential and squelch comparator)	0.1	0.2	0.3	V	
	1	HS mode (disconnect comparator)	0.5	0.6	0.7	V	
Input capacitance (seen at D+ or D-)			NA	NA	3	pF	
Squelch threshold			100	112	150	mV	
Disconnect threshold			570	590	625	mV	
High input level	VIH		NA	1.0	NA	V	
Low input level	VIL		NA	0	NA	V	

## 3.7 Electrical Characteristics for TSADC

Table 3-7 Electrical Characteristics for TSADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Temperature Resolution				5		$^{\circ}$
Temperature Range			-20		120	°C

## 3.8 Electrical Characteristics for MIPI DSI

Table 3-8 Electrical Characteristics for MIPI DSI

Parameters	Symbol	Test condition	Min	Тур	Max	Units
HS TX static common-mode	Vcmtx		150	200	250	mV
Vcmtx mismatch when output is Differential-1 or Differential-0	ΔVcmtx(1,0)				5	mV
HS Transmit differential voltage	Vod		140	200	270	mV
Vod mismatch when output is Differential-1 or Differential-0	ΔVod				10	mV
HS output high voltage	Vohhs				360	mV
Single ended output impedance	Zos		40	50	62.5	Ohm
Single ended output impedance mismacth	ΔZos				10	%
The venin output high level	Voh		0.9	1	1.1	V
The venin output low level	Vol		-50		50	mV
Output impedance of LP	Zolp		110			Ω
High-level output voltage	Voh		3	3.3		V
Low-level output voltage	Vol			0	0.2	V

Parameters	Symbol	Test condition	Min	Тур	Max	Units
Output impedance	Zolp		40		460	Ω
Common-mode variations above 450 MHz	ΔVcmtx(HF)				15	mVrms
Common-mode variations between 50MHz – 450MHz	ΔVcmtx(LF)					mVpeak
					0.3	UI
20%-80% rise time and fall time	Tr and Tf		150			ps
Maximum data rate	Dmax			200		Mbit/s
15%-85% rise time and fall time	Trlp/Tflp		1	1.5	2	ns
Slew rate, transition region	SR		20	27	30	V/ns

# 3.9 Electrical Characteristics for MIPI CSI

Table 3-9 Electrical Characteristics for MIPI CSI

Parameters	Symbol	Test condition	Min	Тур	Max	Units
Common-mode voltage HS receive mode	Vcmrx(dc)		70		300	mV
Differential input high threshold	Vidth				70	mV
Differential input low threshold	Vidtl		-70			mV
Single-ended input high voltage	Vihhs				460	mV
Single-ended input low voltage	Vilhs		-40			mV
Single-ended threshold for HS termination enable	Vterm-en				450	mV
Differential input impedance	Zid		80	100	125	Ω
Logic 1 input voltage	Vih		880			mV
Logic 0 input voltage, not in ULP state	Vil				550	mV
Logic 0 input voltage, ULP state	Vil-ulps				300	mV
Input hysteresis	Vhyst		25			mV
Common-mode interference beyond 450 MHz	ΔVcmrx(HF)				100	mV
Common-mode interference 50MHz-450MHz	ΔVcmrx(LF)		-50		50	mV
Common-mode termination	Ccm				60	pF
Input pulse rejection	Espike				300	V.ps
Minimum pulse width response	Tmin-rx		20			ns
Peak interference amplitude	Vint				200	mV
Interference frequency	Fint		450			MHz

### **Chapter 4 Thermal Management**

#### 4.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature has to be below  $125^{\circ}$ C.

## 4.2 Package Thermal Characteristics


Table 4-1 provides the thermal resistance characteristics for the package used on the SoC. The resulting simulation data for reference only, please prevail in kind test.

Parameter	Symbol	Typical	Unit
Junction-to-ambient thermal resistance	$ heta_{JA}$	26.9	(°C/W)
Junction-to-board thermal resistance	$ heta_{JB}$	7.2	(°C/W)
Junction-to-case thermal resistance	$\theta_{JC}$	8.2	(°C/W)

Note: The testing PCB is 4 layers, 114.3mmx101.5mm, 1.6mm thickness, Ambient temperature is 25 C.

## **Chapter 5 Interface Timing**

## **5.1 SPI Timing Diagram**



Note: x=0,1

Fig.5-1 SPI controller timing diagram

Table 5-1 Timing parameter description-1

\*timing condition: VCCIO=3.3V,CLOAD≤8pF, drive strength 4mA

	Parameter	Min.	Тур.	Max.	Unit
td(txd)	spix_txd propagation delay from spix_sclk drive edge	NA	NA	18.1	ns
tsu(rxd)	spix_rxd setup time to spix_sclk sample edge	11.6	NA	NA	ns

Note:x=0

Table 5-2 Timing parameter description-2

#### \*timing condition: VCCIO=3.3V,CLOAD≤8pF, drive strength 4mA

Parameter		Min.	Тур.	Max.	Unit
td(txd)	spix_txd propagation delay from spix_sclk drive edge	NA	NA	18.2	ns
tsu(rxd)	spix_rxd setup time to spix_sclk sample edge	11.8	NA	NA	ns

Note:x=1