# Awesome RISC-V material

This document includes valuable material about RISC-V architecture.

## **Document**

**RISC-V Instruction Set Specifications:** 

https://msyksphinz-self.github.io/riscv-isadoc/html/index.html

An Embedded RISC-V Blog: Valuable material

- https://five-embeddev.com/quickref/interrupts.html
- https://five-embeddev.com/riscv-priv-isa-manual/Priv-v1.12/priv-csrs.html

Introduction to the RISC-V Vector Extension:

• https://eupilot.eu/wp-content/uploads/2022/11/RISC-V-VectorExtension-1-1.pdf

RISC-V vector extension (ISA) - v1.0:

 $\bullet \quad \text{https://github.com/riscv/riscv-v-spec/releases/download/v1.0/riscv-v-spec-1.0.pdf}$ 

SiFive hompage

https://www.sifive.com/

# **SDK and SBI**

Compiler Explorer (Support RISC-V: RV64, RV32):

https://godbolt.org/

# RISC-V SDK

• https://github.com/riscv

#### RISC-V toolchain source code:

• https://github.com/riscv/riscv-gnu-toolchain

# RISC-V bootloader: OpenSBI source:

- https://github.com/riscv/opensbi
- \$ git clone https://github.com/riscv/opensbi.git

## OpenSBI: reference document:

 https://github.com/riscv-softwaresrc/opensbi/blob/master/docs/platform/sifive\_fu540.md

# riscv simulator - QEMU installation

- https://www.qemu.org/
- \$ sudo apt-get install qemu

Detailed reference document about - riscv simulator(ISA) QEMU:

• https://risc-v-getting-started-guide.readthedocs.io/en/latest/linux-qemu.html