
FSM description

- **Idle State:** It will be in this state when reset. It will remain in this state until start bit is not 0.
- **Synchronization State:** wait_counter_enable is high. It will wait in this state until we is not equal to BDC/2.
- **Receive State:** It will transition from synchronization state to receive state when wc=BDC/2.



Bit duration count(BDC)=fclk/Baud Rate

Bit_duration_count(BDC) is the number of cycles required to sample one bit corresponding to the clock of the receiver.

Wait_counter_reset is high.

Bit counter enable is high.

Ld sr (loading the shift register) is high.

• Check State: Checking whether bit_index is one or not.

Shift right is high

• **R_wait state**: Wait until BDC-1

Wait counter enable is high.

• **Done state**: Data bits is received and write enable is high so data is written into the FIFO. Rx done is high. This signal acts as write enable for fifo.

Ld rx is high means loading the received data out from shift register and storing in the fifo.

• **D** wait: wait in this state until the next start bit comes.