

- COMPONENTS AND ORGANIZATION OF DATA SUBSYSTEM
- DESIGN OF DATA SUBSYSTEM
- IMPLEMENTATION OF CONTROL SUBSYSTEM AS A SEQUENTIAL MACHINE
- SPECIFICATION AND IMPLEMENTATION OF A MICROPROGRAMMED CONTROLLER

- i) STORAGE MODULES
- ii) FUNCTIONAL MODULES (operators)
- iii) DATAPATHS (switches and wires)
- iv) CONTROL POINTS
- v) CONDITION POINTS




Figure 14.1: EXAMPLE OF A DATA SUBSYSTEM.

- INDIVIDUAL REGISTERS, with separate connections and controls;
- ARRAYS OF REGISTERS, sharing connections and controls;
 - REGISTER FILE
 - RANDOM-ACCESS MEMORY (RAM)
- COMBINATION OF INDIVIDUAL REGISTERS AND ARRAYS OF REGISTERS.

REGISTER FILE




Figure 14.2: REGISTER FILE

```

USE WORK.BitDefs_pkg.ALL;
ENTITY reg_file IS
  GENERIC(n: NATURAL:=16;      -- word width
    p: NATURAL:= 8;          -- register file size
    k: NATURAL:= 3;          -- bits in address vector
    Td: TIME:= 5 ns); -- read address to output
  PORT(X      : IN  UNSIGNED(n-1 DOWNT0 0);  -- input
    WA       : IN  UNSIGNED(k-1 DOWNT0 0);  -- write address
    RAI      : IN  UNSIGNED(k-1 DOWNT0 0);  -- read address (left)
    RAr      : IN  UNSIGNED(k-1 DOWNT0 0);  -- read address (right)
    Zl,Zr    : OUT UNSIGNED(n-1 DOWNT0 0);  -- output (left,right)
    Wr       : IN  BIT;                    -- write control signal
    clk      : IN  BIT);                  -- clock
END reg_file;
  
```


REGISTER FILE DESCRIPTION

```

ARCHITECTURE behavioral OF reg_file IS
  SUBTYPE  WordT      IS UNSIGNED(n-1 DOWNT0 0);
  TYPE     StorageT IS ARRAY(0 TO p-1) OF WordT;
  SIGNAL   RF: StorageT;           -- reg. file contents
BEGIN
  PROCESS (clk)                    -- state transition
  BEGIN
    IF (clk'EVENT AND clk = '1') AND (Wr = '1') THEN
      RF(CONV_INTEGER(WA)) <= X;    -- write operation
    END IF;
  END PROCESS;

  PROCESS (RA1,RAr,RF)
  BEGIN                                -- output function
    Zl <= RF(CONV_INTEGER(RA1)) AFTER Td;
    Zr <= RF(CONV_INTEGER(RAr)) AFTER Td;
  END PROCESS; END behavioral;

```



```

ENTITY ram IS
  GENERIC(n: NATURAL:= 16;      -- RAM word width
    p: NATURAL:=256;           -- RAM size
    k: NATURAL:= 8;            -- bits in address vector
    Td: TIME:= 40 ns);        -- RAM read delay
  PORT(X      : IN  UNSIGNED(n-1 DOWNT0 0);  -- input bit-vector
    A      : IN  UNSIGNED(k-1 DOWNT0 0);    -- address bit-vector
    Z      : OUT UNSIGNED(n-1 DOWNT0 0);    -- output bit-vector
    Rd,Wr: IN  BIT;                        -- control signals
    Clk   : IN  BIT);                    -- clock signal
END ram;

```

Figure 14.3: DESCRIPTION OF A RAM MODULE.

RAM DESCRIPTION

```
ARCHITECTURE behavioral OF ram IS
  SUBTYPE WordT      IS UNSIGNED(n-1 DOWNT0 0);
  TYPE      StorageT IS ARRAY(0 TO p-1) OF WordT;
  SIGNAL    Memory: StorageT;                -- RAM state
BEGIN
  PROCESS (Clk)                                -- state transition
  BEGIN
    IF (Clk'EVENT AND Clk = '1') AND (Wr = '1') THEN
      Memory(CONV_INTEGER(A)) <= X;  -- write operation
    END IF;
  END PROCESS;

  PROCESS (Rd,Memory)                          -- output function
  BEGIN
    IF (Rd = '1') THEN                      -- read operation
      Z <= Memory(CONV_INTEGER(A)) AFTER Td;
    END IF;
  END PROCESS;
END behavioral;
```





Figure 14.4: OPERATOR

```
CASE op_sel IS
  WHEN F1 => z_out <= x_in op1 y_in AFTER delay;
  WHEN F2 => z_out <= x_in op2 y_in AFTER delay;
  . . . .
END CASE;
```

- WIDTH OF DATAPATH
PARALLEL OR SERIAL




Figure 14.5: EXAMPLES OF DATAPATHS: a) unidirectional dedicated datapath (serial); b) bidirectional dedicated datapath (parallel); c) shared datapath (bus).

- UNIDIRECTIONAL OR BIDIRECTIONAL
- DEDICATED OR SHARED (bus)
- DIRECT OR INDIRECT




Figure 14.6: VECTOR GATE SWITCHES.




Figure 14.7: SELECTOR

```

PROCESS (Xp1, ..., X0, S)
BEGIN
  CASE S IS
    WHEN "0..0" => Z <= X0;
    WHEN "0..1" => Z <= X1;
    . . . .
    WHEN "1..1" => Z <= Xp;
  END CASE; END PROCESS;

```

TYPES OF DATAPATHS

- COMPLETE INTERCONNECTION: CROSSBAR
- SINGLE BUS INTERCONNECTION




Figure 14.8: CROSSBAR INTERCONNECTION

CROSSBAR DESCRIPTION

```

    SIGNAL R_1,R_2,R_3,R_4: BIT_VECTOR(15 DOWNT0 0);
PROCESS (clk)
    VARIABLE Sel1,Sel2,Sel3,Sel4: BIT_VECTOR(15 DOWNT0 0);
BEGIN
    CASE sel_1 IS
        WHEN "00" => Sel1:= R1;
        WHEN "01" => Sel1:= R2;
        WHEN "10" => Sel1:= R3;
        WHEN "11" => Sel1:= R4;
    END CASE;
    . . . .
    CASE sel_4 IS
        WHEN "00" => Sel4:= R1;
        WHEN "01" => Sel4:= R2;
        WHEN "10" => Sel4:= R3;
        WHEN "11" => Sel4:= R4;
    END CASE;

    IF (clk='1') THEN
        IF (load_R1 = '1') THEN R_1 <= Sel1; ENDIF;
        IF (load_R2 = '1') THEN R_2 <= Sel1; ENDIF;
        IF (load_R3 = '1') THEN R_3 <= Sel1; ENDIF;
        IF (load_R4 = '1') THEN R_4 <= Sel4; ENDIF;
    END IF;
END PROCESS;

```




Figure 14.9: SINGLE BUS INTERCONNECTION NETWORK

SINGLE BUS DESCRIPTION

```
SIGNAL R_1,R_2,R_3,R_4: BIT_VECTOR(15 DOWNT0 0);
PROCESS (clk)
    VARIABLE Sel_out: BIT_VECTOR(15 DOWNT0 0);
BEGIN
    CASE sel IS
        WHEN "00" => Sel_out:= R_1;
        WHEN "01" => Sel_out:= R_2;
        WHEN "10" => Sel_out:= R_3;
        WHEN "11" => Sel_out:= R_4;
    END CASE;

    IF (clk='1') THEN
        IF (load_R1 = '1') THEN R_1 <= Sel_out; ENDIF;
        IF (load_R2 = '1') THEN R_2 <= Sel_out; ENDIF;
        IF (load_R3 = '1') THEN R_3 <= Sel_out; ENDIF;
        IF (load_R4 = '1') THEN R_4 <= Sel_out; ENDIF;
    END IF; END PROCESS;
```


- INPUTS: *control inputs* to the system and *conditions* from the data subsystem
- OUTPUTS: *control signals*
- ONE STATE PER STATEMENT IN REGISTER-TRANSFER SEQUENCE
- TRANSITION FUNCTION CORRESPONDS TO SEQUENCING
- OUTPUT FOR EACH STATE CORRESPONDS TO CONTROL SIGNALS

- UNCONDITIONAL: only one successor to a state
- CONDITIONAL: several possible successors depending on the value of a condition

COUNTER-BASED CONTROL SUBSYSTEM

PS	Condition	NS	Count Enable	Parallel Load	Parallel Inputs	Active Control Signals
S0	start = 0	S0	0	1	000	set_done
S0	start = 1	S1	1	0	–	set_done
S1	–	S2	1	0	–	reset_done, ld_arg, ld_rec, ld_eps
S2	–	S3	1	0	–	ld_w, selM
S3	–	S4	1	0	–	ld_y
S4	k = 1	S2	0	1	010	ld_rec, selR
S4	k = 0	S0	0	1	000	ld_rec, selR

(a)




Figure 14.10: CONTROLLER NETWORK

ONE FF PER STATE APPROACH




Figure 14.11: PRIMITIVES FOR THE “one flip-flop per state” APPROACH.

```
IF (sign = '0') THEN A <= B;
ELSE                C <= D;
END IF;
```




Figure 14.12: IMPLEMENTATION ALTERNATIVES FOR CONTROL SIGNALS: a) Moore-type implementation; b) Mealy-type implementation.

CLOCKED CELL FOR GENERATING CONTROL SIGNALS





Figure 14.13: Clocked Cell: a) STATE DIAGRAM; b) IMPLEMENTATION OF SIGNALS c.1 and c.3; c) TIMING DIAGRAM.

DESIGN EXAMPLE: IncDec SYSTEM



```

ENTITY incdec IS
  GENERIC (n: NATURAL := 16);
  PORT(strt      : IN  BIT;
        x_in,y_in: IN  SIGNED(n-1 DOWNT0 0);
        z_out     : OUT SIGNED(n-1 DOWNT0 0);
        clk       : IN  BIT);
END incdec;
  
```


ARCHITECTURE behavioral OF incdec IS

```
TYPE    stateT IS (waiting, setup, abs_val, chk_iter,
                  iterate, multiply);
```

```
SIGNAL state : stateT:= waiting;
```

```
SIGNAL x,y    : SIGNED(n-1 DOWNT0 0);
```

```
BEGIN
```

```
PROCESS (clk)
```

```
BEGIN
```

```
IF (clk'EVENT AND clk = '1') THEN
```

```
  CASE state IS
```

```
    WHEN waiting => IF (strt='1') THEN state <= setup;
                     ELSE
                                     state <= waiting;
                     END IF;
```

```
    WHEN setup   => x    <= x_in;
                     y    <= y_in;
                     state <= abs_val;
```

```
    WHEN abs_val => IF (y(n-1) = '1') THEN y <= -y;
                     END IF;
                     state <= chk_iter;
```


```
    WHEN chk_iter=> IF (x < y) THEN state <= iterate;
                     ELSE
                                     state <= multiply;
                     END IF;
```

```
    WHEN iterate => x    <= x+1;
                     y    <= y-1;
                     state <= chk_iter;
```

```
    WHEN multiply=> z_out <= x(n-3 DOWNT0 0) & "00";
                     state <= waiting;
```

```
  END CASE;
```

```
END IF; END PROCESS; END behavioral;
```



DATA SUBSYSTEM

- REGISTERS x and y to store x and y , respectively.
- OPERATORS `abs()`, `inc()`, `dec()`, `left_shift2()`, and `<` (`less_than`).
- DATAPATHS to connect the registers and operators.
 - from x to operators `left_shift2`, `inc`, and `<`.
 - from y to operators `dec`, `abs`, and `<`.
 - from `inc` and `x_in` to x .
 - from `dec`, `abs`, and `y_in` to y .
- CONTROL POINTS:

Operation	Control Points
load register x	<code>ldX</code>
load register y	<code>ldY</code>
select input to x (1 bit)	<code>selX</code>
select input to y (2 bit)	<code>selY</code>

- CONDITION

$$k = \begin{cases} 1 & \text{if } x < y \\ 0 & \text{otherwise} \end{cases}$$

DATA SUBSYSTEM BLOCK DIAGRAM




Figure 14.14: DATA SUBSYSTEM FOR DESIGN EXAMPLE

STRUCTURAL DESCRIPTION OF DATA SUBSYSTEM

```

ARCHITECTURE structural OF incdec_data IS
  SIGNAL inc_out,dec_out,abs_out,lft_out,mux1_out: BIT_VECTOR(n-1 DOWNT0 0);
  SIGNAL mux2_out,xreg_out,yreg_out,zero_32      : BIT_VECTOR(n-1 DOWNT0 0);
BEGIN
  x   : ENTITY reg          PORT MAP (mux1_out, ldX, xreg_out, clk);
  y   : ENTITY reg          PORT MAP (mux2_out, ldY, yreg_out, clk);
  inc : ENTITY incrementer  PORT MAP (xreg_out, inc_out);
  dec : ENTITY decrementer  PORT MAP (yreg_out, dec_out);
  ab  : ENTITY absolute     PORT MAP (yreg_out, abs_out);
  mx1 : ENTITY mux2         PORT MAP (x_in, inc_out, selX, mux1_out);
  mx2 : ENTITY mux4         PORT MAP (y_in, dec_out, abs_out, zero_32,
                                     selY, mul2_out);

  lft2: ENTITY lft_shift2   PORT MAP (xreg_out, lft_out);
  comp: ENTITY less_than    PORT MAP (xreg_out, yreg_out, k);
END structural;

```

BEHAVIORAL DESCRIPTION OF DATA SUBSYSTEM

```
USE WORK.BitDefs_pkg.ALL;
ENTITY data_subsystem IS
    GENERIC(n : NATURAL:= 16);
    PORT(x_in, y_in : IN  BIT_VECTOR(n-1 DOWNT0 0); -- data inputs
         ldX,ldY      : IN  BIT;                      -- control signals
         selX         : IN  BIT;
         selY         : IN  BIT_VECTOR(1 DOWNT0 0);
         k            : OUT BIT;                      -- conditions
         z_out        : OUT BIT_VECTOR(n-1 DOWNT0 0); -- data outputs
         clk          : IN  BIT);
END data_subsystem;
```

```
ARCHITECTURE behavioral OF data_subsystem IS
    SIGNAL x,y,z : BIT_VECTOR(n-1 DOWNT0 0);
BEGIN
    PROCESS (clk)
    BEGIN
        IF (clk = '1') THEN
            IF (ldX = '1') AND (selX = '0') THEN x <= x_in; END IF;
            IF (ldX = '1') AND (selX = '1') THEN x <= inc(x); END IF;
            IF (ldY = '1') AND (selY = "00") THEN y <= y_in; END IF;
            IF (ldY = '1') AND (selY = "01") THEN y <= dec(y); END IF;
            IF (ldY = '1') AND (selY = "10") THEN y <= ABS(y); END IF;
            IF (x < y) THEN k <= '1';
            ELSE k <= '0';
            END IF;
            z_out <= shift_left(x,2);
        END IF;
    END PROCESS;
END behavioral;
```

STRUCTURAL DESCRIPTION OF IncDec SYSTEM




Figure 14.17: THE SYSTEM

```

ARCHITECTURE structural OF incdec IS
    SIGNAL selY          : BITV_VECTOR(1 DOWNTO 0);
    SIGNAL ldX,ldY,selX  : BIT;
    SIGNAL k              : BIT;
BEGIN
    datasub: ENTITY incdec_data
        PORT MAP (x_in,y_in,ldX,ldY,selX,selY,k,z_out,clk);
    ctrlsub: ENTITY incdec_ctrl
        PORT MAP (start,k,ldX,ldY,selX,selY,clk);
END structural;
  
```

ABSOLUTE VALUE MODULE

```
ENTITY absolute IS
    PORT (x_in : IN SIGNED;
          z_out: OUT SIGNED);
END absolute;

ARCHITECTURE behavioral OF absolute IS
BEGIN
    PROCESS (x_in)
    BEGIN
        IF x_in(x_in'LEFT) = '1' THEN z_out <= -x_in;
        ELSE z_out <= x_in;
        END IF;
    END PROCESS;
END behavioral;
```


CONTROL SUBSYSTEM

33

State	ldX	ldY	selX	selY	Next state
waiting	0	0	-	-	setup, waiting
setup	1	1	0	00	abs_val
abs_val	0	1	-	01	chk_iter
chk_iter	0	0	-	-	iterate, multiply
iterate	1	1	1	10	chk_iter
multiply	0	0	-	-	waiting

BEHAVIORAL DESCRIPTION OF IncDec CONTROL SUBSYSTEM

```

ENTITY incdec_ctrl IS
    PORT(strt,k, clk : IN  BIT;      -- control input, condition, clock
          ldX, ldY: OUT BIT;        -- control signals
          selX    : OUT BIT;
          selY    : OUT BIT_VECTOR(1 DOWNT0 0));
END incdec_ctrl ;

ARCHITECTURE behavioral OF incdec_ctrl IS
    TYPE stateT IS (waiting,setup,abs_val,chk_iter,iterate,multiply);
    SIGNAL state : stateT:= waiting;
BEGIN
    PROCESS (clk)                      -- transition function
    BEGIN
        IF (clk'EVENT AND clk = '1') THEN
            CASE state IS
                WHEN waiting => IF (strt = '1') THEN state <= setup; END IF;
                WHEN setup   => state <= abs_val ;
                WHEN abs_val  => state <= chk_iter;
                WHEN chk_iter => IF (k = '1') THEN state <= iterate ;
                                ELSE                state <= multiply;
                                END IF;
                WHEN iterate  => state <= chk_iter;
                WHEN multiply => state <= waiting ;
            END CASE;
        END IF; END PROCESS;
    
```

IncDec CONTROL SUBSYSTEM (cont.)

```
PROCESS (state)                                -- output function
    VARIABLE ctrlsl : BIT_VECTOR(4 DOWNT0 0);
BEGIN
    CASE state IS
        WHEN waiting => ctrlsl(4 downto 3) := "00"    ;
        WHEN setup   => ctrlsl              := "11000";
        WHEN abs_val  => ctrlsl(4 downto 3) := "01"    ;
                           ctrlsl(1 downto 0) := "01"    ;
        WHEN chk_iter => ctrlsl(4 downto 3) := "00"    ;
        WHEN iterate  => ctrlsl              := "11110";
        WHEN multiply => ctrlsl(4 downto 3) := "00"    ;
    END CASE;
    ldX  <= ctrlsl(4); ldY  <= ctrlsl(3);
    selX <= ctrlsl(2); selY <= ctrlsl(1 DOWNT0 0);
END PROCESS;
END behavioral;
```




Figure 14.20: IMPLEMENTATION OF CONTROL SUBSYSTEM.

- GENERALIZATION OF ROM-BASED CONTROLLER
- STATE-TRANSITION AND OUTPUT FUNCTIONS IMPLEMENTED USING TABLE LOOK-UP
- **microinstruction** – A WORD IN MEMORY SPECIFYING
 1. THE VALUES OF THE CONTROL SIGNALS;
 2. THE SEQUENCING INFORMATION THAT DETERMINES WHICH MICROINSTRUCTION IS EXECUTED NEXT
- **microprogram** - A SEQUENCE OF MICROINSTRUCTIONS




Figure 14.21: A MICROPROGRAMMED CONTROLLER.

STRUCTURE (cont.)

- CONTROL STORE CS - CONTAINS THE MICROPROGRAM
 - Uses ROM, PROM, or RAM
 - ROM-based implementation is permanent; PROM or RAM-based implementations allow modifying the microprogram
 - A RAM-based implementation: *writable control store*
 - Systems with writable control store called *microprogrammable*
- CONTROL-STORE ADDRESS REGISTER (CSAR)
- CS ADDRESS GENERATOR (CSAGEN)
- DECODER - GENERATES CONTROL SIGNALS
- MICROCONTROLLER The “control unit” of the microprogrammed controller

ADVANTAGES AND DISADVANTAGES

- + The structure of the controller is modular, regular and independent of the particular computation implemented by the system
- + The implementation of the controller for a complex computation consists of writing the corresponding microprogram
- + Simpler to write a microprogram than implement a fixed controller
- + Easily modified
 - Might be slower

- DIVIDED INTO FIELDS
 - A CONTROL FIELD:
contains the values of control signals
 - A SEQUENCING FIELD:
specifies the address of the next microinstruction

CONTROL FIELD

- HORIZONTAL (unpacked, decoded)
- VERTICAL (packed, encoded)





Figure 14.22: FORMATS OF THE CONTROL FIELD.

VERTICAL FORMAT (cont.)


- A DECODER PER SUBFIELD
- ALLOCATION TO SUBFIELDS
- ASSIGNED TO THE SAME SUBFIELD ONLY IF
 - the operations they control are not required at the same time in the microprogram; or
 - the data subsystem does not allow the simultaneous use of such control signals.

EXAMPLE OF CONTROL FIELDS




(a)

Horizontal format (24 bits):



Vertical format (12 bits):



(b)

Register transfer

$R_1 \leftarrow R_2 \text{ XOR } R_6$

(XOR code = 110)

Microinstructions: Horizontal format:

$c_3, c_4, c_{17}, c_{22}, c_{23} = 1$
other $c_i = 0$

Vertical format:

010 110 001 110


(c)

Figure 14.23: VERTICAL AND HORIZONTAL ENCODING OF CONTROL FIELD for Example 14.1

MICROINSTRUCTION SEQUENCING

- EXPLICIT SEQUENCING
- IMPLICIT SEQUENCING

Explicit addressing scheme:



Implicit addressing scheme:




Figure 14.24: MICROINSTRUCTION ADDRESSING SCHEMES: a) explicit sequencing; b) implicit sequencing.

TWO TYPES OF CONTROL STORE ADDRESS CALCULATIONS REQUIRED:

- INCREMENT CSAR if not a branch, or if the condition not satisfied
- LOAD CSAR with the branch address if the current microinstruction is a branch and the condition satisfied.

MICROINSTRUCTION TIMING

1. LOADING THE ADDRESS of the next microinstruction into CSAR.
2. FETCHING (reading) the corresponding microinstruction
3. DECODING the fields.
4. EXECUTING the microoperations.
5. CALCULATING THE ADDRESS of the next microinstruction; this calculation can be overlapped with the execution part of the cycle.




Figure 14.25: MICROINSTRUCTION CYCLE.

DATA SUBSYSTEM

- REGISTER FILE with 8 registers of 8 bits each. Two read and one write operations can be performed simultaneously.
- ALU: ADD, SUB, XOR and INC; conditions ZERO, NEG and CY.
- 8-bit INPUT REGISTER.
- 8-bit OUTPUT REGISTER.




Figure 14.26: DATA SUBSYSTEM.

EXAMPLE: CONTROL INPUTS TO DATA SUBSYSTEM

Control signal	Description
f1d_A	address for read port A
f1d_B	address for read port B
f1d_C	address for write
ldRF	load register file (write)
alu_op	operation performed in ALU 00 - ADD 01 - SUB 10 - XOR 11 - INC
ldR_in	load R_in
ldR_out	load R_out
selR_in	select R_in 0 - select ALU output 1 - select R_in

EXAMPLE: CONDITIONS

Condition	Signal	Description
<code>alu_out = 0</code>	<code>zero</code>	result is zero
<code>alu_out < 0</code>	<code>neg</code>	result is negative
<code>carry</code>	<code>cy</code>	result generated carry

BEHAVIORAL SPECIFICATION OF DATA SUBSYSTEM

ENTITY microdata IS

```

    PORT(x_in           : IN  SIGNED(7 DOWNTO 0);
          fld_A, fld_B, fld_C : IN  UNSIGNED(2 DOWNTO 0);
          alu_op           : IN  UNSIGNED(1 DOWNTO 0);
          ldR_in, ldR_out, selR_in : IN  STD_LOGIC ;
          ldRF             : IN  STD_LOGIC ;
          zero, neg, cy     : OUT STD_LOGIC ;
          z_out            : OUT SIGNED(7 DOWNTO 0);
          clk              : IN  STD_LOGIC);

```

END microdata;

ARCHITECTURE behavioral OF microdata IS

```

    TYPE  reg_fileT IS ARRAY(0 TO 7) OF SIGNED(7 DOWNTO 0);
    SIGNAL RF: reg_fileT ;
    SIGNAL R_in: SIGNED(7 DOWNTO 0);

```

BEGIN

```

    PROCESS(clk)
        VARIABLE A,B,C  : SIGNED(7 DOWNTO 0);
        VARIABLE alu_out: SIGNED(7 DOWNTO 0);
        VARIABLE zzero,nneg,ccy: STD_LOGIC;

```

EXAMPLE: BEHAVIORAL DESCRIPTION (cont.)

```

BEGIN                                -- combinational modules
  A:= RF(CONV_INTEGER(fld_A));        -- ALU
  B:= RF(CONV_INTEGER(fld_B));
  CASE alu_op IS
    WHEN "00" => alu(zzero,nneg,ccy,alu_out,A,B,op_add);
    WHEN "01" => alu(zzero,nneg,ccy,alu_out,A,B,op_sub);
    WHEN "10" => alu(zzero,nneg,ccy,alu_out,A,B,op_xor);
    WHEN "11" => alu(zzero,nneg,ccy,alu_out,A,B,op_inc);
    WHEN OTHERS => NULL;
  END CASE;
  zero <= zzero;  neg <= nneg;  cy <= ccy;
  IF (selR_in = '0') THEN C:= alu_out;    -- multiplexer
  ELSE
    C:= R_in ;
  END IF;
  IF (clk'EVENT AND clk = '1') THEN
    IF (ldR_in  = '1') THEN R_in <= x_in  ; END IF;
    IF (ldR_out = '1') THEN z_out<= alu_out; END IF;
    IF (ldRF    = '1') THEN RF(CONV_INTEGER(fld_C))<= C; END IF;
  END IF;
END PROCESS;
END behavioral;

```

Inputs: start
zero, neg, cy
Outputs: fld_A, fld_B, fld_C
alu_op
ldR_in, ldR_out
selR_in, ldRF, done

- IMPLICIT SEQUENCING
- TWO MICROINSTRUCTION FORMATS: operations and branch




Figure 14.28: MICROINSTRUCTION FORMATS.

- Field cond encoding

Condition	Code
start	00
zero	01
neg	10
cy	11

- Field cond_val specifies the value of the condition for the branch to execute

BEHAVIORAL DESCRIPTION OF CONTROL SUBSYSTEM

```

ENTITY microctrl IS
  GENERIC(cssize: NATURAL:=16);
  PORT(start,zero,neg,cy: IN  STD_LOGIC          ;
        fld_A,fld_B,fld_C: OUT UNSIGNED(2 DOWNT0 0);
        alu_op           : OUT UNSIGNED(1 DOWNT0 0);
        ldR_in,ldR_out   : OUT STD_LOGIC          ;
        selR_in,ldRF,done: OUT STD_LOGIC          ;
        clk              : IN  STD_LOGIC          );
END microctrl;

ARCHITECTURE behav_microprogr OF microctrl IS
  SIGNAL csar      : NATURAL      ;           -- state
  SIGNAL uinstr    : UNSIGNED(17 DOWNT0 0); -- microinstruction
  ALIAS  mode      : STD_LOGIC IS uinstr(17); -- branch mode
  ALIAS  condition: UNSIGNED(1 DOWNT0 0) IS uinstr(16 DOWNT0 15);
  ALIAS  cond_val  : STD_LOGIC IS uinstr(14); -- condition value
  PROCESS(clk)
    VARIABLE index: UNSIGNED(13 DOWNT0 0);

```


BEHAVIORAL DESCRIPTION OF CONTROL SUBSYSTEM: Transition Function

57

```
BEGIN
  IF (clk'EVENT AND clk = '1') THEN
    IF (mode = '0') THEN csar <= csar + 1;
    ELSE
      CASE condition IS
        WHEN "00" => IF (start = cond_val) THEN
                        index:= uinstr(13 DOWNT0 0);
                        csar <= CONV_INTEGER(index);
                      ELSE csar <= csar + 1;
                      END IF;
        WHEN "01" => IF (zero = cond_val) THEN
                        index:= uinstr(13 DOWNT0 0);
                        csar <= CONV_INTEGER(index);
                      ELSE csar <= csar + 1;
                      END IF;
```

TRANSITION FUNCTION (cont.)

```
    WHEN "10" => IF (neg = cond_val)    THEN
                    index:= uinstr(13 DOWNT0 0);
                    csar <= CONV_INTEGER(index);
                ELSE csar <= csar + 1;
                END IF;
    WHEN "11" => IF (cy = cond_val)    THEN
                    index:= uinstr(13 DOWNT0 0);
                    csar <= CONV_INTEGER(index);
                ELSE csar <= csar + 1;
                END IF;
    WHEN OTHERS => NULL;
END CASE;
END IF;
END IF;
END PROCESS;
```

BEHAVIORAL DESCRIPTION: OUTPUT FUNCTION

```

PROCESS (csar)                                -- output function
    TYPE      csarray IS ARRAY(0 to cssize-1)
                                           OF UNSIGNED(17 DOWNT0 0);

    VARIABLE cs: csarray
    -- here the microprogram as initial contents of ARRAY cs
        := (0 => "0010000000000100010",
            1 => "10000000000000000001",
            2 => "0110000000011110001",
            3 => "0000000000010100100",
            4 => "0000000000111100000",
            5 => "000010010010100000",
            6 => "1110000000000001000",
            7 => "011111000111100000",
            8 => "000011011011100000",
            9 => "1110000000000000101",
            10 => "000111000111101000",
            11 => "1110000000000000000");

    -- Continuation --

```

BEHAVIORAL DESCRIPTION: Check Mode

```
BEGIN
```

```
    uinstr <= cs(csar);
    CASE uinstr(17) IS                                -- check mode
        WHEN '0' => alu_op <= uinstr(16 DOWNT0 15);
                    fld_A  <= uinstr(14 DOWNT0 12);
                    fld_B  <= uinstr(11 DOWNT0  9);
                    fld_C  <= uinstr( 8 DOWNT0  6);
                    ldRF   <= uinstr(5);
                    ldR_in <= uinstr(4);
                    ldR_out<= uinstr(3);
                    selR_in<= uinstr(2);
                    IF (uinstr(1) = '1') THEN done <= '1'; END IF;
                    IF (uinstr(0) = '1') THEN done <= '0'; END IF;
        WHEN '1' => ldRF      <= '0'; ldR_out <= '0'; ldR_in <= '0';
        WHEN OTHERS => NULL;
    END CASE; END PROCESS; END behav_microprogr;
```




Figure 14.31: BLOCK DIAGRAM

STRUCTURAL DESCRIPTION (cont.)

```
ARCHITECTURE structural OF micro IS
  SIGNAL fld_A,fld_B,fld_C: UNSIGNED(2 DOWNT0 0);
  SIGNAL alu_op             : UNSIGNED(1 DOWNT0 0);
  SIGNAL zero, neg, cy      : STD_LOGIC ;
  SIGNAL ldR_in,ldR_out     : STD_LOGIC ;
  SIGNAL selR_in,ldRF       : STD_LOGIC ;
BEGIN
  U1: ENTITY microdata
    PORT MAP(x_in,fld_A,fld_B,fld_C,alu_op,
             ldR_in,ldR_out,selR_in,ldRF,zero,neg,cy,z_out,clk);
  U2: ENTITY microctrl
    PORT MAP(start,zero,neg,cy,fld_A,fld_B,fld_C,alu_op,
             ldR_in,ldR_out,selR_in,ldRF,done,clk);
END structural;
```

Example 14.3: COUNTING THE NUMBER OF ONES

- Count the number of 1's in an 8-bit input vector
- Use the system of Fig. 14.26




Figure 14.26: DATA SUBSYSTEM.

SPECIFICATION OF SYSTEM IN Example 14.3

```

ENTITY micro IS
    PORT(start: IN  STD_LOGIC          ;    -- start signal
          x_in  : IN  SIGNED(7 DOWNT0 0);    -- input vector
          z_out : OUT SIGNED(7 DOWNT0 0);    -- result
          done  : OUT STD_LOGIC          ;    -- done signal
          clk   : IN  STD_LOGIC)          ;
END micro;

ARCHITECTURE specif OF micro IS
BEGIN
    PROCESS (start)
        VARIABLE x,n: SIGNED(7 DOWNT0 0);
    BEGIN
        IF (start'EVENT AND start = '1') THEN
            done <= '0';
            x:= x_in;  n:= (OTHERS => '0');
            FOR i IN 1 TO 8 LOOP
                IF (x(x'LEFT) = '1') THEN n:= n+1; END IF;
                x:= x(x'LEFT-1 DOWNT0 0) & '0' ;
            END LOOP;
            z_out <= n;
            done  <= '1';
        END IF;
    END PROCESS;
END specif;

```


	mode	alu_op	fld_			ldRF	ldR_		selR_	s_d	r_d	control format
			A	B	C		in	out	in			
	mode	(cond., cond_val)	branch address									branch format
0:	0	sub=01	0	0	0	1	0	0	0	1	0	R0 <- 0; set done
1:	1	(start,0) =000	1									branch if start = 0
2:	0	inc=11	0	0	3	1	1	0	0	0	1	input x_in; R3 <- 1; clear done
3:	0	add=00	0	0	2	1	0	0	1	0	0	R2 <- Rin;
4:	0	add=00	0	0	7	1	0	0	0	0	0	R7 <- 0;
5:	0	add=00	2	2	2	1	0	0	0	0	0	R2 <- R2+R2;
6:	1	(cy,0) =110	8									branch if cy = 0
7:	0	inc=11	7	0	7	1	0	0	0	0	0	R7 <- R7+1;
8:	0	add=00	3	3	3	1	0	0	0	0	0	R3 <- R3+R3
9:	1	(cy,0) =110	5									branch if cy = 0
10:	0	add=00	7	0	7	1	0	1	0	0	0	Rout <- R7;
11:	1	(cy,0) =110	0									done; branch to 0

```

-- to be included in description of control subsystem
-- (spaces inserted between fields for clarity)
    VARIABLE cs: csarray                                -- control store
:= (0 => "0 01 000 000 000 1 00 0 10",
    1 => "1 000          0000000000000001",
    2 => "0 11 000 000 011 1 10 0 01",
    3 => "0 00 000 000 010 1 00 1 00",
    4 => "0 00 000 000 111 1 00 0 00",
    5 => "0 00 010 010 010 1 00 0 00",
    6 => "1 110          000000000001000",
    7 => "0 11 111 000 111 1 00 0 00",
    8 => "0 00 011 011 011 1 00 0 00",
    9 => "1 110          000000000000101",
    10 => "0 00 111 000 111 1 01 0 00",
    11 => "1 110          000000000000000");

```

Figure 14.34: CONTROL STORE CONTENTS FOR Example 14.3.