REGISTER-TRANSFER LEVEL (RTL) SYSTEMS

- EXECUTION GRAPHS
- CLASSIFICATION OF EXECUTION GRAPHS according to sequencing structure
- ORGANIZATION OF SYSTEMS: functional and control units
- RTL SYSTEM ORGANIZATION: data and control subsystems.
- ullet $\mu vhdl$ specification of RTL systems
- REGISTER TRANSFER, REGISTER-TRANSFER GROUP, AND REGISTER-TRANSFER SEQUENCE
- ANALYSIS AND DESIGN PROCESS FOR RTL SYSTEMS
- DESIGN OF SERIAL-PARALLEL MULTIPLIER

- 1. DATA SUBSYSTEM (datapath) AND CONTROL SUBSYSTEM
- 2. THE STATE OF DATA SUBSYSTEM: CONTENTS OF A SET OF REGISTERS
- 3. THE FUNCTION OF THE SYSTEM PERFORMED AS A SEQUENCE OF REGISTER TRANSFERS (in one or more clock cycles)
- 4 A REGISTER TRANSFER.

A TRANSFORMATION PERFORMED ON A DATA WHILE THE DATA TRANSFERRED FROM ONE REGISTER TO ANOTHER

5. THE SEQUENCE OF REGISTER TRANSFERS CONTROLLED BY THE CONTROL SUBSYSTEM (a sequential system)

$$P_7(x) = \sum_{i=0}^7 p_i x^i$$

TWO ALGORITHMS:

$$P_7(x) = ((((((p_7x + p_6)x + p_5)x + p_4)x + p_3)x + p_2)x + p_1)x + p_0$$

$$P_7(x) = (x^2)(x^2)[x^2(p_7x + p_6) + (p_5x + p_4)] + x^2(p_3x + p_2) + (p_1x + p_0)$$




Figure 13.1: SEQUENTIAL EXECUTION GRAPHS FOR POLYNOMIAL EVALUATION: a) UNFOLDED; AND b) LOOP.




Figure 13.2: CONCURRENT EXECUTION GRAPHS FOR POLYNOMIAL EVALUATION: a) CONCURRENT; AND b) GROUP-SEQUENTIAL.

CONCURRENT INTO SEQUENTIAL




Figure 13.3: TRANSFORMATION OF A CONCURRENT EXECUTION GRAPH INTO A SEQUENTIAL ONE.

TWO FUNCTIONS:

- ◆ DATA TRANSFORMATIONS ←⇒ FUNCTIONAL UNITS (operators)
- ◆ CONTROL OF DATA TRANSFORMATIONS
 AND THEIR SEQUENCING ←⇒ CONTROL UNITS

TYPES OF SYSTEMS WITH RESPECT TO FUNCTIONAL UNITS:

- NONSHARING SYSTEM
- SHARING SYSTEM
- UNIMODULE SYSTEM

- CENTRALIZED CONTROL
- DECENTRALIZED CONTROL
- SEMICENTRALIZED CONTROL




Figure 13.4: CONTROL STRUCTURES: a) CENTRALIZED; b) DECENTRALIZED; c) SEMICENTRALIZED.




Figure 13.5: NON-SHARING DATA/DECENTRALIZED CONTROL IMPLEMENTATION FOR $P_7(x)$.

MODULE OPERATIONS:

if
$$c1 = 1$$
 then $O_1 = I_{11} \times I_{12} + I_{13}$
if $c2 = 1$ then $O_2 = I_{21} \times I_{22} + I_{23}$

 I_{ij} corresponds to the i-th input of set j




Figure 13.6: SHARING DATA SUBSYSTEM FOR $P_7(x)$.




Figure 13.7: UNIMODULE DATA SUBSYSTEM FOR $P_7(x)$.

• A POSSIBLE MAPPING:

1:
$$a \leftarrow p_7, b \leftarrow x$$

2:
$$c \leftarrow p_6$$

3:
$$z \leftarrow p_7 x + p_6$$

4:
$$T \leftarrow z$$

5:
$$a \leftarrow T, c \leftarrow p_5$$

6:
$$z \leftarrow Tx + p_5$$
 and so on.

ana so on.

- DATA SUBSYSTEM: implements data storage, data movement and data transfers
- CONTROL SUBSYSTEM: controls the operations in the data subsystem and their sequencing




Figure 13.8: STRUCTURE OF A RTL SYSTEM.

Example 13.6

 A SYSTEM WHICH PERFORMS THE FOLLOWING COMPUTATION WITH-OUT USING A TWO-OPERAND ADDER:

> INPUTS: $x, y \in \{-128, ..., 127\}$ OUTPUT: $z \in \{-256, ..., 508\}$

FUNCTION:
$$z = \begin{cases} 4\lceil (x+|y|)/2 \rceil & \text{if } x < |y| \\ 4x & \text{otherwise} \end{cases}$$

RTL SEQUENCE FOR THIS COMPUTATION IS BASED ON

$$a = (x + |y|)/2 = x + (|y| - x)/2$$

```
-- This is a high-level description; it is not intended
                          -- for synthesis. (The WHILE statement might not be
                          -- supported by a synthesis tool)
                            PACKAGE inc_dec_pkg IS
                               SUBTYPE SignDataT IS INTEGER RANGE -128 TO 127;
                               SUBTYPE PosDataT IS INTEGER RANGE
                                                                      0 TO 128;
      Input x, y
                               SUBTYPE DataoutT IS INTEGER RANGE -256 TO 508;
                             END inc_dec_pkg;
                            USE WORK.inc_dec_pkg.ALL;
     a=x; w = |y|
                            ENTITY inc_dec IS
                              PORT(x_in,y_in: IN SignDataT;
                                             : OUT DataoutT;
                                    z_out
no
                                    clk
                                             : IN BIT);
        a<w
                             END inc_dec;
           yes
                            ARCHITECTURE high_level OF inc_dec IS
                             BEGIN
    a=a+1; w=w-1
                               PROCESS (clk)
                                VARIABLE a : SignDataT;
                                 VARIABLE w : PosDataT;
                               BEGIN
       z = 4a
                                 IF (clk'EVENT AND clk = '1') THEN
                                   a:= x_i;
                                                         -- initialize variables
                                  w := ABS(y_in);
                                                         -- compute abs(y_in)
                                   WHILE (a < w) LOOP
      Output z
                                                         -- if x < y compute
                                     a := a+1;
                                                        -- by incr. x and decr. y
                                    w := w-1;
                                   END LOOP;
         (a)
                                  z_{out} \le (a * 4);
                                 END IF;
                               END PROCESS;
                            END high_level;
                                                      (b)
```

Figure 13.9: SYSTEM IN EXAMPLE 13.6: a) EXECUTION GRAPH; b) HIGH-LEVEL DESCRIPTION.

- 1. DRAW AN EXECUTION GRAPH FOR THE COMPUTATION
- 2. WRITE THE μ_{VHDL} DESCRIPTION OF THE SYSTEM, BASED ON THE EXECUTION GRAPH

- \bullet NEWTON-RAPHSON RECURRENCE FOR COMPUTING APPROXIMATION z TO RECIPROCAL OF $1/2 \le x < 1$
- RTL SEQUENCE DERIVED FROM

$$z_{i+1} = z_i(2 - xz_i), \quad z_0 = 1$$

- TERMINATES WHEN $x \times z_k 1 < 0.5 \times \varepsilon$
- QUADRATIC CONVERGENCE

$$|xz_k - 1| = (xz_{k-1} - 1)^2$$

```
-- This is a high-level description; it is not intended
                              -- for synthesis. (The WHILE statement and REAL TYPE might
                              -- not be supported by a synthesis tool)
                                PACKAGE recip_pkg IS
                                  SUBTYPE DatainT IS REAL RANGE 0.5 TO 1.0;
                                  SUBTYPE DataoutT IS REAL RANGE 1.0 TO 2.0;
                                  SUBTYPE EpsT
                                                   IS REAL RANGE 0.0 TO 0.1;
                                END recip_pkg;
       Input x, eps, z=1
                                USE WORK.recip_pkg.ALL;
                                ENTITY reciprocal IS
                                  PORT(x_in : IN DatainT ;
                                       eps_in: IN EpsT
          W=X^*Z
                                       z_out : OUT DataoutT;
                                       clk : IN BIT
                                END reciprocal;
        |w-1| < eps/2
yes
                                ARCHITECTURE high_level OF reciprocal IS
             no
                                BEGIN
                                  PROCESS (clk)
         z=(2-w)z
                                    VARIABLE x,w: DatainT ;
                                    VARIABLE z : DataoutT;
                                  BEGIN
                                    IF (clk'EVENT AND clk = '1') THEN
         Output z
                                      z := 1.0; x := x_i;
                                      w := x * z;
                                      WHILE (ABS(w - 1.0) > eps_in/2.0) LOOP
          (a)
                                        z := (2.0 - w) * z;
                                        w := x * z;
                                      END LOOP;
                                      z_out <= z;
                                    END IF;
                                  END PROCESS;
                                END high_level;
                                                        (b)
```

Figure 13.10: SYSTEM IN EXAMPLE 13.7: a) EXECUTION GRAPH; b) HIGH-LEVEL SPECIFICATION.




Figure 13.11: RTL SYSTEM.

```
ARCHITECTURE behavioral OF data_sub IS
 SIGNAL R_X,R_Y,R_Z: BIT_VECTOR(n-1 DOWNTO 0);
BEGIN
 PROCESS (clk)
   VARIABLE zero_n: BIT_VECTOR(n-1 DOWNTO 0):= (OTHERS => '0');
    VARIABLE w
                    : BIT_VECTOR(n-1 DOWNTO 0);
    VARIABLE selec : BIT_VECTOR( 2 DOWNTO 0);
 BEGIN
  selec:= cmpl_x & cmpl_y & smux_2;
  CASE selec IS
    WHEN "000" \Rightarrow w := add(R_X,zero_n,c_0);
    WHEN "001" => w := add(R_X,R_Y,c_0)
    WHEN "010" => w := add(R_X,zero_n,c_0);
    WHEN "011" \Rightarrow w := add(R_X,cmpl(R_Y),c_0)
    WHEN "100" => w := add(cmpl(R_X),zero_n,c_0);
    WHEN "101" \Rightarrow w := add(cmpl(R_X),R_Y,c_0)
    WHEN "110" => w := add(cmpl(R_X),zero_n,c_0);
    WHEN "111" \Rightarrow w := add(cmpl(R_X),cmpl(R_Y),c_0);
 END CASE;
 IF (clk'EVENT AND clk = '1') THEN
    IF (1d_X = '1') THEN R_X \le X; END IF;
                                                        -- R_X
    IF (1d_Z = '1') THEN R_Z \le w; END IF;
                                                         -- R_Z
    IF (ld_Y = '1') THEN
      IF (smux_1 = '0') THEN R_Y \le Y;
                                                          -- R_Y
      ELSE
                              R_Y \ll w;
      END IF;
    END IF;
  END IF;
  END PROCESS;
END behavioral;
```

Figure 13.12: Register transfers in Figure 13.11

ANALYSIS OF RTL SYSTEMS

```
ENTITY rtl_system IS
 GENERIC (n: NATURAL:=8); -- bit-vectors width
 PORT(data_in : IN BIT_VECTOR ; -- input data
      data_out: OUT BIT_VECTOR ; -- output data
      ctrl_in : IN BIT_VECTOR ; -- input controls
      ctrl_out: OUT BIT_VECTOR ; -- output controls
      clk : IN BIT);
END rtl_system;
ARCHITECTURE general OF rtl_system IS
 TYPE stateT IS (S0,S1,...,Sk);
 SIGNAL state: stateT:= S0;
                                           -- state register
 SIGNAL reg_A,...: BIT_VECTOR(n-1 DOWNTO 0); -- data registers
 CONSTANT c1: NATURAL:= ...; --length of controls bit-vector
 CONSTANT c2: NATURAL:= ...; --length of conds. bit-vector
 SIGNAL data_ctrls : BIT_VECTOR(c1-1 DOWNTO 0); -- controls
 SIGNAL data_conds : BIT_VECTOR(c2-1 DOWNTO 0); -- conds.
BEGIN
 PROCESS(clk)
                                -- data subsystem -----+
 BEGIN
   IF (clk = '1') THEN
     CASE data_ctrls IS
       WHEN ...;
                               -- register transfer group 0
       WHEN ...;
       WHEN ...;
                               -- register transfer group k
       WHEN OTHERS => NULL;
     END CASE;
   END IF;
 END PROCESS;
```

```
PROCESS (clk)
                                -- control subsystem, -----+
  BEGIN
                                     transition function
   IF (clk = '1') THEN
                                -- transitions might depend on
                                -- data conditions, described by
     CASE state IS
       WHEN SO => state <= ...; --
                                    IF statements in each state
       WHEN Sk => state <= ...; --
     END CASE;
   END IF;
  END PROCESS;
  PROCESS (state,ctrl_in)
                                -- control subsystem,
  BEGIN
                                        output function
    CASE state IS
       WHEN SO => data_ctrls <= ...; ctrl_out <= ...;
       WHEN ....
       WHEN Sk => data_ctrls <= ...; ctrl_out <= ...;
   END CASE;
  END PROCESS;
END general;
```

$$\begin{aligned} \mathsf{MULTF}(m,rec) &= m \times rec \\ &\mathsf{SUB2F}(w) &= 2 - w \\ &\mathsf{SUB1F}(w) &= 1 - w \\ &\mathsf{COMP}(b,eps) &= \begin{cases} 1 & \text{if } b > eps \\ 0 & \text{otherwise} \end{cases} \end{aligned}$$




Figure 13.14: RTL SYSTEM FOR Example 13.9.

Example 13.9 (cont.)

```
ENTITY example IS
  GENERIC(n: NATURAL:= 16); -- bit-vectors length
  PORT(start : IN BIT ;
      arg_in,eps_in: IN UNSIGNED(n-1 DOWNTO 0);
      rec_out : OUT UNSIGNED(n DOWNTO 0) ;
      done : OUT BIT ;
      clk : IN BIT );
END example;
```

Example 13.9 (cont.)

```
ARCHITECTURE direct OF example IS
 TYPE
       stateT is (s0, s1, s2, s3, s4);
  SIGNAL state : stateT:= s0;
 SIGNAL arg,eps,w: UNSIGNED(n-1 DOWNTO 0); -- n-bit registers
 SIGNAL rec,y : UNSIGNED(n DOWNTO 0) ; -- n+1 bit register
  SIGNAL k
           : BIT
                                         : -- condition
  SIGNAL ld_arg,ld_rec,ld_eps,ld_w,ld_v,selR,selM: BIT; -- controls
BEGIN
  PROCESS (clk)
                                            -- data subsystem -----+
   VARIABLE b: UNSIGNED(n-1 DOWNTO 0); -- internal data elements
   VARIABLE r,m,p,v: UNSIGNED(n DOWNTO 0);
  BEGIN
                                            -- combinational modules
    IF (selR = '0') THEN r := (OTHERS => '1'); r(n) := '0';
                  ELSE r:= p; END IF;
                                                              --|
    IF (selM = '0') THEN m:= y; ELSE m:= '0' & arg; END IF;
   p:= multf(m,rec); b:= sub1f(w); v:= sub2f(w); k <= compf(eps,b);
    IF (clk = '1') THEN
                                            -- register modules
     IF (ld_arg = '1') THEN arg <= arg_in; END IF;</pre>
     IF (ld rec = '1') THEN rec <= r ; END IF;</pre>
     IF (ld_eps = '1') THEN eps <= eps_in; END IF;</pre>
     IF (ld_w = '1') THEN w \le p(n-1) DOWNTO 0); END IF;
     IF (ld_y = '1') THEN y \le v; END IF;
    END IF;
   rec_out <= rec;</pre>
  END PROCESS;
```

```
-- control subsystem ----+
PROCESS (clk)
                                                -- transition function
BEGIN
  IF (clk = '1') THEN
    CASE state IS
      WHEN s0 => IF (start = '1') THEN state <= s1;
                        ELSE
                                           state <= s0; END IF;</pre>
      WHEN s1 \Rightarrow state <= s2;
      WHEN s2 => state <= s3;
      WHEN s3 \Rightarrow state \ll s4;
      WHEN s4 \Rightarrow IF (k = '1') THEN state \leq s2;
                        ELSE
                                       state <= s0; END IF;</pre>
    END CASE;
  END IF;
END PROCESS;
```




Figure 13.17: STATE DIAGRAM OF SYSTEM IN EXAMPLE 13.9.

Example 13.9 (cont.)

```
ARCHITECTURE behavioral OF example IS
        stateT IS (S0,S1,S2,S3,S4);
  TYPE
  SIGNAL state : stateT:= S0;
  SIGNAL arg,eps,w : UNSIGNED(n-1 DOWNTO 0);
  SIGNAL rec,y : UNSIGNED(n DOWNTO 0) ;
BEGIN
  PROCESS (clk)
  BEGIN
    IF (clk'EVENT AND clk = '1') THEN
      CASE state IS
        WHEN SO => done <= '1';
                    IF (start = '1') THEN state <= S1;</pre>
                                           state <= SO; END IF;
                    ELSE
        WHEN S1 => arg <= arg_in;
                    rec <= (OTHERS => '1'); rec(n) <= '0';
                    eps <= eps_in; done <= '0';
                   state <= S2;
        WHEN S2 \Rightarrow w \iff arg * rec;
                   state <= S3 :
        WHEN S3 \Rightarrow y \iff 2 - w;
                    state <= S4;
        WHEN S4 \Rightarrow rec \iff y * rec;
                    IF (1-w > eps) THEN state <= S2;</pre>
                    ELSE
                                         state <= SO; END IF;</pre>
      END CASE; END IF; END PROCESS; END behavioral;
```

```
WHILE (1-arg * rec > eps) LOOP
  rec := (2-arg * rec) * rec;
END WHILE;
```

DESIGN OF DATA SUBSYSTEM:

1. DETERMINE THE OPERATORS (functional units)

Two operations can be assigned to the same functional unit if they form part of different groups

2. DETERMINE THE REGISTERS REQUIRED TO STORE OPERANDS, RE-SULTS, AND INTERMEDIATE VARIABLES

Two variables can be assigned to the same register if they are active in disjoint time intervals

- 3. CONNECT THE COMPONENTS BY DATAPATHS (wires and multiplexers) as required by the transfers in the sequence
- 4. DETERMINE THE CONTROL SIGNALS AND CONDITIONS required by the sequence
- 5. DESCRIBE THE STRUCTURE OF THE DATA SECTION by a logic diagram, a net list, or a $\mu VHDL$ structural description

GENERALIZED BEHAVIORAL DESCRIPTION

```
ARCHITECTURE generalized OF
                                                ARCHITECTURE generalized OF
          data_subsystem IS
                                                          control_subsystem IS
BEGIN
                                                BEGIN
 PROCESS (clk)
                                                  PROCESS (clk)
    SIGNAL reg_A,reg_B: BIT_VECTOR;
                                                    TYPE stateT is (s0, s1, sk);
 BEGIN
                                                    SIGNAL state: stateT:= s0;
    IF (clk = '1') THEN
                                                  BEGIN
      IF (ctl0 = '1') THEN ... END IF;
                                                    IF (clk = '1') THEN
      IF (ctl1 = '1') THEN ... END IF;
                                                      CASE state IS
                                                        WHEN sO => ....;
      IF (ctlj = '1') THEN ... END IF;
                                                        WHEN s1 => ....;
                                                        WHEN sk => ....;
    END IF;
 END PROCESS;
                                                      END CASE;
END generalized;
                                                    END IF;
                                                  END PROCESS;
                                                END generalized;
                          (a)
                                                 (b)
```

```
ENTITY group_seq_system IS
 PORT
          (data_in : IN BIT_VECTOR; -- input data
           data_out: OUT BIT_VECTOR; -- output data
           ctrl_in : IN BIT_VECTOR; -- input conditions
           ctrl_out: OUT BIT_VECTOR; -- output conditions
               : IN BIT
           clk
END group_seq_system;
ARCHITECTURE generalized OF group_seq_system IS
  SIGNAL controls : BIT_VECTOR; -- control signals
                               -- to data subsystem
  SIGNAL conds : BIT_VECTOR; -- condition signals
                               -- from data subsystem
BEGIN
 U1: ENTITY data_subsystem
            PORT MAP (data_in,data_out,controls,conds,clk);
 U2: ENTITY control_subsystem
            PORT MAP (ctrl_in,ctrl_out,conds,controls,clk);
END generalized;
```

- 1. DETERMINE THE REGISTER-TRANSFER SEQUENCE
- 2. ASSIGN ONE STATE TO EACH RT-group
- 3. DETERMINE STATE-TRANSITION AND OUTPUT FUNCTIONS
- 4. IMPLEMENT THE CORRESPONDING SEQUENTIAL SYSTEM

DESIGN EXAMPLE: MULTIPLIER

INPUTS: $x, y \in \{0, 1, \dots, 2^n - 1\}$

OUTPUT: $z \in \{0, 1, \dots, 2^{2n} - 2^{n+1} + 1\}$

FUNCTION: $z = x \times y$

RECURRENCE:

$$z[i+1] = \left(\frac{1}{2}\right)(z[i] + (x \times 2^n) \times y_i)$$

$$z[0] = 0 \ z = z[n]$$

OPERATIONS IN ONE ITERATION OF THE RECURRENCE:

- Multiplication of x by 2^n .
- Multiplication of $(x \times 2^n)$ by y_i , the *i*-th bit of y (value 0 or $x \times 2^n$)
- Addition of z[i] and $(x \times 2^n) \times y_i$.
- Multiplication of the sum by $\frac{1}{2}$ (one-bit right shift)




Figure 13.22: EXECUTION GRAPH OF SERIAL-PARALLEL MULTIPLIER.

$$x = 188$$
 , $\underline{x} = 101111100$ $y = 203$, $\underline{y} = 11001011$ $z = z[8] = 1001010100010100 = 38164$

z[0]	=	00000000 00000000
$(x \times 2^8) \times y_0$	=	10111100 00000000
$z[0] + (x \times 2^8) \times y_0$	=	010111100 00000000
z[1]	=	01011110 00000000
$(x \times 2^8) \times y_1$	=	10111100 00000000
$z[1] + (x \times 2^8) \times y_1$	=	100011010 00000000
z[2]	=	10001101 00000000
$(x \times 2^8) \times y_2$	=	00000000 00000000
$z[2] + (x \times 2^8) \times y_2$	=	010001101 00000000
z[3]	=	01000110 10000000
$(x \times 2^8) \times y_3$	=	10111100 00000000
$z[3] + (x \times 2^8) \times y_3$	=	100000010 10000000
z[4]	=	10000001 01000000
$(x \times 2^8) \times y_4$	=	00000000 00000000
$z[4] + (x \times 2^8) \times y_4$	=	010000001 01000000
z[5]	=	01000000 10100000
$(x \times 2^8) \times y_5$	=	00000000 00000000
$z[5] + (x \times 2^8) \times y_5$	=	001000000 10100000
z[6]	=	00100000 01010000
$(x \times 2^8) \times y_6$	=	10111100 00000000
$z[6] + (x \times 2^8) \times y_6$	=	011011100 01010000
z[7]	=	01101110 00101000
$(x \times 2^8) \times y_7$	=	10111100 00000000
$z[7] + (x \times 2^8) \times y_7$	=	100101010 00101000
z[8]	=	10010101 00010100

z = z[8] = 1001010100010100 = 38164




Figure 13.23: BLOCK DIAGRAM

```
ARCHITECTURE behavioral OF multiplier IS
  TYPE stateT IS (idle, setup, active);
  SIGNAL state : stateT := idle
  SIGNAL x,y : BIT_VECTOR(n-1 DOWNTO 0); -- operand registers
  SIGNAL z : BIT_VECTOR(2*n-1 DOWNTO 0);
  SIGNAL count: NATURAL RANGE 0 TO n-1:
BEGIN
  PROCESS (clk)
   VARIABLE zero_2n : UNSIGNED(2*n-1 DOWNTO 0); -- constant zero
   VARIABLE scale : UNSIGNED(n-1 DOWNTO 0) ; -- aligning vector
   VARIABLE add out : UNSIGNED(2*n DOWNTO 0) ;
  BEGIN
    zero_2n := (OTHERS => '0');
    scale := (OTHERS => '0');
    IF (clk'EVENT AND clk = '1') THEN
     CASE state IS
       WHEN idle => done <= '1';
                      IF (start = '1') THEN state <= setup;</pre>
                      ELSE.
                                            state <= idle;
                      END IF;
```

```
WHEN setup \Rightarrow x <= xin; y <= yin; z <= zero_2n;
                       count <= 0;
                       zout <= zero_2n; done <= '0';</pre>
                       state <= active;</pre>
      WHEN active => IF (y(count)) = '0') THEN
                           add_out :='0' & z;
                       ELSE
                           add_out := ('0' \& z) + ('0' \& x \& scale);
                       END IF
                       z <= add_out(2*n DOWNTO 1);</pre>
                       zout <= add_out(2*n DOWNTO 1);</pre>
                        IF (count \neq (n-1)) THEN
                          state <= active;
                          count <= count+1;</pre>
                       ELSE
                          state <= idle;</pre>
                          done <= '1';
                       END IF;
      END CASE;
    END IF;
  END PROCESS;
END behavioral;
```

- ullet n-bit register x to store x and a 2n-bit register z to store z
- *n*-bit register y to store y
- A module to generate $x \times 2^n$
- A module to generate $(x \times 2^n) \times y_i$
- A module to perform addition

ullet A module to perform multiplication by 1/2 and load the result in z


ldX,ldY,ldZ for loading x,y,z, respectively

shY for right-shifting y

clrZ for loading 0 into z

DATA SUBSYSTEM: BEHAVIORAL DESCRIPTION

```
ARCHITECTURE behavioral OF multdata_bhv IS
  SIGNAL x,y: UNSIGNED(n-1 DOWNTO 0); -- registers
 SIGNAL z : UNSIGNED(2*n-1 DOWNTO 0);
BEGIN
  PROCESS(clk)
    VARIABLE zero_2n : UNSIGNED(2*n-1 DOWNTO 0); -- vector constant 0
    VARIABLE scale : UNSIGNED(n-1 DOWNTO 0);
    VARIABLE add_out : UNSIGNED(2*n DOWNTO 0);
  BEGIN
     zero 2n:= (OTHERS =>'0');
     scale := (OTHERS =>'0');
     IF (clk'EVENT AND clk = '1') THEN
       IF (1dX = '1') THEN x \le xin; END IF;
       IF (ldY = '1') THEN y <= yin; END IF;
       IF (y(0) = '0') THEN
               add_out := '0' & z;
       ELSE
               add_out := ('0' \& z) + ('0' \& x \& scale);
       END IF;
       IF (1dZ = '1') THEN
            z <= add_out(2*n DOWNTO 1);</pre>
            zout <= add out(2*n DOWNTO 1);</pre>
       END IF;
       IF (clrZ= '1') THEN z <= zero_2n; END IF;</pre>
       IF (shY = '1') THEN y \le '0' & y(n-1) DOWNTO 1); END IF;
    END IF; END PROCESS; END behavioral;
```



 $Figure~13.25:~ {\sf DATA~SUBSYSTEM}$

```
ENTITY multdata str IS
  GENERIC(n : NATURAL := 16);
                                                       -- number of bits
  PORT
         (xin, yin : IN UNSIGNED(n-1 DOWNTO 0); -- data inputs
         ldX,ldY,ldZ : IN BIT;
                                                       -- control signals
                                                       -- control signals
          shY,clrZ : IN BIT;
          zout : OUT UNSIGNED(2*n-1 DOWNTO 0); -- data output
                  : IN BIT);
          clk
END multdata_str;
ARCHITECTURE structural OF multdata str IS
 SIGNAL add_out, xreg_out, and_out: BIT_VECTOR(n-1 DOWNTO 0);
 SIGNAL c_out, y_0
                                 : BIT;
                                 : BIT_VECTOR(2*n-1 DOWNTO 0);
 SIGNAL zreg_out
                                 : BIT_VECTOR(2*n-1 DOWNTO 0);
 SIGNAL zreg_in
 SIGNAL clr
                                 : BIT;
BEGIN
       zreg_in <= c_out & add_out & zreg_out(n-1 DOWNTO 1);</pre>
  X : ENTITY reg
                      PORT MAP (xin,ldX,xreg_out,clk);
  Y : ENTITY shiftreg PORT MAP (yin,ldY,shY,y_0,clk);
  Z : ENTITY regclr PORT MAP (zreg_in,ldZ,clrZ,zreg_out,clk);
VAND: ENTITY vectorand PORT MAP (xreg_out,y_0,and_out);
 ADD: ENTITY adder_pos PORT MAP (zreg_out(2*n-1 DOWNTO n),
                                and out, '0', add out, c out);
END structural;
```




Figure 13.26: MULTIPLIER SCHEME

```
ENTITY multiplier IS
  GENERIC(n : NATURAL:= 16); -- number of bits in operands
 PORT (start : IN BIT ;
          xin,yin: IN UNSIGNED(n-1 DOWNTO 0);
          clk : IN BIT ;
          zout : OUT UNSIGNED(2*n-1 DOWNTO 0);
          done : OUT bit);
END multiplier;
ARCHITECTURE structural OF multiplier IS
  SIGNAL ldX,ldY,ldZ,clrZ,shY: BIT;
BEGIN
  U1: ENTITY multdata bhv
             PORT MAP (xin, yin, ldX, ldY, ldZ, shY, clrZ, zout, clk);
  U2: ENTITY multctrl
             PORT MAP (start, ldX, ldY, ldZ, shY, clrZ, done, clk);
END structural;
```




Figure 13.27: STATE DIAGRAM FOR MULTIPLIER CONTROL SUBSYSTEM.

```
ARCHITECTURE behavioral OF multctrl IS
  TYPE
         stateT IS (idle,setup,active);
  SIGNAL state : stateT:= idle;
  SIGNAL count : NATURAL RANGE 0 TO n-1;
BEGIN
 PROCESS (clk)
                                       -- transition function
  BEGIN
    IF (clk'EVENT AND clk = '1') THEN
      CASE state IS
        WHEN idle => IF (start = '1') THEN state <= setup;
                        ELSE
                                               state <= idle ;</pre>
                        END IF;
        WHEN setup => state <= active; count <= 0;
        WHEN active \Rightarrow IF (count = (n-1)) THEN
                          count <= 0; state <= idle ;</pre>
                        ELSE
                          count <= count+1; state <= active;</pre>
                        END IF;
      END CASE;
    END IF;
  END PROCESS;
```

CYCLE TIME

 t_r : the delay of the registers to produce stable outputs. This includes the setup delay and the propagation delay.

 t_{buf} : the delay of the buffer required by the load on y_0 .

 t_{and} : the delay of the AND gates.

 t_{add} : the delay of the adder.

• EXECUTION TIME: n+2 cycles: one cycle in the idle state, one cycle in the setup state, n cycles for the iterations.