- SPECIFICATION OF PROGRAMMABLE COMBINATIONAL AND SEQUENTIAL MODULES
 - 1. PSA
 - 2. ROM
 - 3. FPGA
- THE WAY THE MODULES ARE PROGRAMMED
- NETWORKS OF PROGRAMMABLE MODULES
- EXAMPLES OF USES




Figure 12.1: PROGRAMMABLE SEQUENTIAL ARRAY (PSA).

Example 12.1: IMPLEMENTATION OF SEQUENTIAL SYSTEMS USING $PSAs^3$

SEQUENCE GENERATOR

INPUTS: $x \in \{0, 1\}$

OUTPUTS: $z \in \{0, 1, 3, 6, 7, 10, 14\}$

FUNCTION: The transition and output functions

 $x = 0 : z = 0 \to 10 \to 14 \to 7 \to 0 \cdots$

 $x = 1 : z = 1 \rightarrow 10 \rightarrow 3 \rightarrow 6 \rightarrow 1 \cdots$

 $x = 0 : z = 0000 \rightarrow 1010 \rightarrow 1110 \rightarrow 0111 \rightarrow 0000 \cdots$

 $x = 1 : z = 0001 \rightarrow 1010 \rightarrow 0011 \rightarrow 0110 \rightarrow 0001 \cdots$




Figure 12.2: TIMING SEQUENCES IN Example 12.1.

\overline{y}	k = 0	k = 1	
0	10	_	\overline{k}
1	_	10	k
3		6	x
6	0	1	k
7	0	1	k
10	14	3	k
14	7	_	x
	Y		\overline{K}

 $y \in \{2, 4, 5, 8, 9, 11, 12, 13, 15\}$ – don't care states

$$K = xy_3y_2 + xy_3'y_2'y_1 + ky_1' + ky_3'y_2 + ky_3y_2'$$

$$Y_3 = y_1' + y_2'k'$$

$$Y_2 = y_3'y_2'y_1 + y_3k'$$

$$Y_1 = y_2' + y_3$$

$$Y_0 = y_3k + y_2k + y_3y_2$$




Figure 12.3: PSA IMPLEMENTATION IN Example 12.1.




Figure 12.4: READ-ONLY MEMORY (ROM)

Address	Contents	
\underline{x}	<u>z</u>	
000	1011	
001	1101	
010	0111	
011	1000	
100	0000	
101	1111	
110	1111	
111	1011	




Figure 12.5: MOS IMPLEMENTATION OF A 4×4 READ-ONLY MEMORY: a) THE FUNCTION; b) THE CIRCUIT.




Figure 12.6: ROM-BASED IMPLEMENTATION OF A 4-BIT ADDER.

INPUTS: $\underline{x} = (x_1, x_0), x_i \in \{0, 1\}$

OUTPUTS: $z \in \{0, 1, \}$

STATE: $y = (y_1, y_0), y_i \in \{0, 1, \}$

FUNCTION: The transition and output function

PS	x_1x_0			
$y_1 y_0$	01	10	11	
00	01,0	10,1	10,0	
01	00,0	11,1	11,0	
10	11,0	10,0	00,1	
11	10,0	00,0	11,1	
	Y_1Y_0, z			
	NS, Output			




Figure 12.7: ROM-based implementation of a sequential system: a) network; b) ROM contents.

- MASK-PROGRAMMED ROM
- FIELD-PROGRAMMABLE ROM (PROMs)
- ERASABLE ROM (EPROM)
- ELECTRICALLY ERASABLE ROM(flash-memory) or EEPROM

$$f_1(x_4, x_3, x_2, x_1, x_0) = one\text{-}set(0,3,11,12,16,23,27)$$

 $f_0(x_4, x_3, x_2, x_1, x_0) = one\text{-}set(5,7,19,21,31)$

ROM MODULE: 8×2




Figure 12.8: ROM-BASED NETWORK FOR THE IMPLEMENTATION OF TWO FUNCTIONS.




Figure 12.9: IMPLEMENTATIONS OF FUNCTIONS WITH n VARIABLES: a) ROMS AND DECODER; b) ROMS AND MULTIPLEXER




Figure 12.10: ROM-BASED IMPLEMENTATION OF LARGE NUMBER OF SWITCHING FUNCTIONS.




Figure 12.11: ORGANIZATION OF AN FPGA chip.

- ON-CHIP STATIC RAM LOADED WITH CONFIGURATION BIT PATTERNS (SRAM-FPGAs). (volatile)
- ANTIFUSE-PROGRAMMED DEVICES PROGRAMMED
 ELECTRICALLY TO PROVIDE CONNECTIONS THAT DEFINE CHIP CONFIGURATION
- ARRAY-STYLE EPROM and EEPROM PROGRAMMED DEVICES USING SEVERAL PLAS AND A SHARED INTERCONNECT MECHANISM




Figure 12.12: SRAM FPGAPROGRAMMABLE COMPONENTS: (a) Switch. (b) 4-input multiplexer. (c) Look-up table (LUT).




Figure 12.13: A CONFIGURABLE LOGIC BLOCK (CLB) (Courtesy of Xilinx, Inc.)




Figure 12.14: SRAM-FPGA options in generating functions: (a) One 4-variable function. (b) Two 3-variable functions. (c) Selection between two functions of 3 variables. (Courtesy of Xilinx, Inc.)

- 1. DIRECT INTERCONNECTIONS BETWEEN HORIZONTALLY AND VERTICALLY ADJACENT CLBs- PROVIDE FAST SIGNAL PATHS BETWEEN ADJACENT MODULES
- 2. GENERAL-PURPOSE INTERCONNECT CONSISTS OF VERTICAL AND HORIZONTAL WIRING SEGMENTS BETWEEN SWITCH MATRICES
- 3. LONG VERTICAL AND HORIZONTAL LINES SPAN THE WHOLE CLBARRAY




Figure 12.15: PROGRAMMABLE INTERCONNECT. (Courtesy of Xilinx, Inc.)

• IMPLEMENT A ONE-DIGIT BCD ADDER USING A SRAM-FPGAMODULE OF XC2000 TYPE

INPUTS:
$$\underline{x} = (x_3, x_2, x_1, x_0), \quad x_j \in \{0, 1\}, \quad x \in \{0, \dots, 9\}$$

$$\underline{y} = (y_3, y_2, y_1, y_0), \quad y_j \in \{0, 1\}, \quad y \in \{0, \dots, 9\}$$

$$c_{in} \in \{0, 1\}$$
OUTPUTS: $\underline{s} = (s_3, s_2, s_1, s_0), \quad s_j \in \{0, 1\}, \quad s \in \{0, \dots, 9\}$

$$c_{out} \in \{0, 1\}$$

FUNCTION: $x + y + c_{in} = 10c_{out} + s$

• COMPUTE $16u + v = x + y + c_{in} \in \{0, \dots, 19\}$ using a 4-bit binary adder

THREE CASES:

$$u = 0$$
 $v \le 9$ $s = v$ $c_{out} = 0$
 $u = 0$ $v > 9$ $s = v - 10 = (v + 6) \mod 16$ $c_{out} = 1$
 $u = 1$ $s = v + 16 - 10 = v + 6$ $c_{out} = 1$

⇒ BCD OUTPUT

$$s = \begin{cases} (v+6) mod 16 & \text{if} \quad u = 1 \text{ or } v \ge 10 \\ v & \text{otherwise} \end{cases}$$

$$c_{out} = \begin{cases} 1 & \text{if} \quad u = 1 \text{ or } v \ge 10 \\ 0 & \text{otherwise} \end{cases}$$

THE CONDITION u=1 or $v\geq 10$ CORRESPONDS TO SWITCHING EXPRESSION

$$t = u + v_3 v_2 + v_3 v_1$$




Figure 12.16: IMPLEMENTATION OF BCD ADDER MODULE

• SIMPLIFICATION OF THE 3-BIT ADDER


$$s_3 = v_3 \oplus t(v_2 + v_1)$$

$$s_2 = v_2 \oplus tv'_1$$

$$s_1 = v_1 \oplus t$$

MOREOVER,

$$s_0 = v_0$$
$$c_{out} = t$$



INVOLVES INTENSIVE USE OF CAD TOOLS AND MODULE LIBRARIES

Design entry: A SCHEMATIC ENTRY OR A BEHAVIORAL DESCRIPTION

Implementation:

- PARTITION OF DESIGN INTO SUBMODULES THAT CAN BE MAPPED ONTO CLBs,
- PLACEMENT OF SUBMODULES ONTO CHIP, AND
- ROUTING OF SIGNALS TO CONNECT THE SUBMODULES

Design verification:

- IN-CIRCUIT TESTING
- SIMULATION, AND
- TIMING ANALYSIS