

Content Addressable Memory (CAM) Verilog Implementation

Arpith Jacob Alex
Electronics and VLSI Design Engineering
Saintgits College of Engineering
arpithalex07@gmail.com

CHIPTHINK VLSI Hackathon – February 2026
Maven Silicon — Christ College of Engineering

Abstract

This report presents a parameterized Content Addressable Memory (CAM) implementation in Verilog, developed as part of the CHIPTHINK VLSI Hackathon. Unlike traditional RAM that searches by address, CAM enables content-based searching — a critical feature in network routers, CPU caches, and database systems. The design includes write operations, content-based search with priority encoding, entry deletion, and status monitoring. This implementation was completed within a 24-hour timeframe without AI assistance and later refined based on industry feedback.

1 Introduction

1.1 What is Content Addressable Memory?

Content Addressable Memory (CAM) is a specialized memory architecture that inverts the traditional memory access paradigm:

- **Traditional RAM:** Address $\rightarrow$ Data
- **CAM:** Data $\rightarrow$ Address

When given a search key, CAM returns the address(es) where that data is stored, enabling constant-time lookups regardless of memory size.

1.2 Applications

CAM is extensively used in:

- **Network Switches:** MAC address lookup tables
- **Routers:** IP routing table matching
- **CPU Caches:** Translation Lookaside Buffers (TLB)
- **Database Systems:** Fast key-based indexing

2 Design Architecture

2.1 Key Features

The implementation includes:

- Fully parameterized depth, width, and address size
- Valid-bit tracking for each memory entry
- Priority-based matching (lowest index returned on duplicates)
- Entry deletion/invalidation
- Synchronous reset
- Full and empty status flags

2.2 Parameters

Parameter	Default	Description
DEPTH	16	Number of memory entries
WIDTH	8	Data word width (bits)
ADDR_WIDTH	4	Address width ($\geq \log_2(DEPTH)$)

3 Implementation Details

3.1 Memory Structure

The CAM consists of two primary components:

```
1 // Main memory storage
2 reg [WIDTH-1:0] memory [0:DEPTH-1];
3
4 // Valid bit array - tracks occupied entries
5 reg valid [0:DEPTH-1];
```

Listing 1: Memory Array Declaration

Each memory location has an associated valid bit, allowing efficient tracking of occupied versus empty slots.

3.2 Write Operation

```
1 always @(posedge clk) begin
2     if (rst) begin
3         for (i = 0; i < DEPTH; i = i + 1) begin
4             valid[i] <= 1'b0;
5         end
6     end
7     else if (we && !full) begin
8         memory[waddr] <= din;
9         valid[waddr] <= 1'b1;
10    end
11    else if (delete_en) begin
12        valid[waddr] <= 1'b0;
13    end
14 end
```

Listing 2: Write Logic

Write operations check the full flag before storing data and automatically set the valid bit.

3.3 Search Logic with Priority Encoding

The search operation implements priority encoding to handle duplicate entries:

```
1 always @(posedge clk) begin
2     if (rst) begin
3         match <= 1'b0;
4         match_index <= {ADDR_WIDTH{1'b0}};
5         busy <= 1'b0;
6     end
7     else if (search_en) begin
8         match <= 1'b0;
9         busy <= 1'b1;
10
11         // Priority encoder: return lowest index on match
12         for (i = 0; i < DEPTH; i = i + 1) begin
13             if (valid[i] && memory[i] == search_key) begin
14                 if (!match) begin // First match wins
15                     match <= 1'b1;
16                     match_index <= i;
17                 end
18             end
19         end
20     end
21     else begin
22         busy <= 1'b0;
23     end
24 end
```

Listing 3: Content-Based Search

The priority encoder ensures deterministic behavior when multiple entries contain the same value.

3.4 Status Flag Generation

```
1 integer j;
2 always @(*) begin
3     valid_count = 0;
4     for (j = 0; j < DEPTH; j = j + 1) begin
5         if (valid[j]) valid_count = valid_count + 1;
6     end
7 end
8
9 assign full = (valid_count == DEPTH);
10 assign empty = (valid_count == 0);
```

Listing 4: Full and Empty Detection

These combinational flags provide real-time memory occupancy status.

4 Verification

4.1 Testbench Coverage

The testbench validates:

- **Reset Behavior:** Clears all valid bits and status flags
- **Write Operations:** Correctly stores data with valid bit set
- **Search Hit:** Returns correct index for existing values
- **Search Miss:** No false positives for absent values
- **Priority Encoding:** Lowest index returned for duplicates
- **Deletion:** Entry invalidated, next copy found in subsequent searches
- **Overwrite:** Old value replaced, new value searchable
- **Full Flag:** Asserted when all entries occupied

4.2 Simulation Results

[Simulation waveforms would be included here showing key test scenarios]

5 Design Trade-offs and Optimizations

5.1 Hackathon Constraints

During the 24-hour hackathon, several design decisions were made under time pressure:

- **Linear Search:** Implemented for simplicity; scalable to parallel comparators
- **Single Clock Cycle Search:** Trade-off between latency and logic complexity
- **Priority Encoding:** First-match approach chosen for determinism

5.2 Post-Hackathon Improvements

Based on industry feedback from Maven Silicon judges:

- Enhanced testbench with comprehensive corner case coverage
- Added detailed inline comments for code clarity
- Improved documentation with timing diagrams
- Optimized valid-bit counting logic

6 Conclusion

This CAM implementation demonstrates fundamental principles of content-addressable memory design while adhering to industry best practices. The 24-hour hackathon constraint forced focus on core functionality and robust logic design rather than feature creep.

Key learnings include the importance of:

- Systematic verification before adding complexity
- Clean parameter-based design for reusability
- Understanding hardware implications of RTL choices
- Comprehensive documentation for maintainability

Acknowledgments

Developed during the CHIPTHINK VLSI Hackathon organized by Maven Silicon at TECH-LETICS 4.0, Christ College of Engineering. Special thanks to the Maven Silicon judges for valuable industry feedback.

Repository: <https://github.com/Arpith173/CAM-Content-Addressable-Memory>