#### INSTRUCCIONES Y FORMATOS ARQUITECTURA SPARC V8

#### Direcciones de registros

#### Window Addressing

Windowed Register Address	r Register Address		
in[0] - in[7]	r[24] - r[31]		
local[0] - local[7]	r[16] - r[23]		
out[0] - out[7]	r[8]-r[15]		
global[0] - global[7]	r[0] - r[7]		

#### Instrucciones suma (Add):

opcode	op3	operation
ADD	000000	Add
ADDcc	010000	Add and modify icc
ADDX	001000	Add with Carry
ADDXcc	011000	Add with Carry and modify icc

#### Format (3):

10	rd	op3	rs1	i=0	unused(zero)	rs	2
31	29	24	18	13	12	4	0
10	rd	op3	rs1	i=1	simm	13	
31	29	24	18	13	12		0

Suggested Assembly Language Syntax				
add	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>			
addcc	reg_ni , reg_or_imm , reg_ni			
addx	regrs1 , reg_or_imm , regrd			
addxcc	reg_n1 , reg_or_imm , reg_rd			

#### Instrucciones resta (Sub):

opcode	ор3	operation
SUB	000100	Subtract
SUBcc	010100	Subtract and modify icc
SUBX	001100	Subtract with Carry
SUBXcc	011100	Subtract with Carry and modify icc

#### Format (3):

10	rd	op3	rs1	i=0	unused(zero)	rs	2
31	29	24	18	13	12	4	0
10	rd	op3	rs1	i=1	simm	13	
31	70	24	18	13	12		0

# $\begin{array}{ccc} \textbf{Suggested Assembly Language Syntax} \\ \textbf{Sub} & reg_{rs1} \,,\, reg\_or\_imm \,,\, reg_{rd} \\ \textbf{SubCC} & reg_{rs1} \,,\, reg\_or\_imm \,,\, reg_{rd} \\ \textbf{SubX} & reg_{rs1} \,,\, reg\_or\_imm \,,\, reg_{rd} \\ \textbf{SubXCC} & reg_{rs1} \,,\, reg\_or\_imm \,,\, reg_{rd} \\ \end{array}$

#### Instrucciones de traer de memoria (Load).

opcode	op3	operation			
LDSB	001001	Load Signed Byte			
LDSH	001010	Load Signed Halfword			
LDUB	000001	Load Unsigned Byte			
LDUH	000010	Load Unsigned Halfword			
LD	000000	Load Word			
LDD	000011	Load Doubleword			
LDSBA†	011001	Load Signed Byte from Alternate space			
LDSHA†	011010	Load Signed Halfword from Alternate space			
LDUBA†	010001	Load Unsigned Byte from Alternate space			
LDUHA†	010010	Load Unsigned Halfword from Alternate space			
LDA†	010000	Load Word from Alternate space			
LDDA†	010011	Load Doubleword from Alternate space			

<sup>†</sup> privileged instruction

#### Format (3):

11	rd	op3	rs1	i=0	as	i rs	2
31	29	24	18	13	12	4	0
11	rd	op3	rs1	i=1		simm13	
27	70	24	18	13	12		0

ldsb	[address], reg <sub>rd</sub>
ldsh	[address], regrd
ldub	[address], regrd
1duh	[address], regrd
ld	[address], regrd
1dd	[address], reg <sub>rd</sub>
ldsba	[regaddr] asi, reg <sub>rd</sub>
ldsha	[regaddr] asi , regrd
lduba	[regaddr] asi, regrd
lduha	[regaddr] asi, regrd
lda	[regaddr] asi, reg <sub>rd</sub>
ldda	[regaddr] asi, regrd

## Instrucciones de guardar en memoria (Store):

opcode op3		operation		
STB	000101	Store Byte		
STH	000110	Store Halfword		
ST	000100	Store Word		
STD	000111	Store Doubleword		
STBA†	010101	Store Byte into Alternate space		
STHA†	010110	Store Halfword into Alternate space		
STA†	010100	Store Word into Alternate space		
STDA†	010111	Store Doubleword into Alternate space		

† privileged instruction

#### Format (3):

11	rd	ор3	rs1	i=0	asi	n	52
31	29	24	18	13	12	4	0
11	rd	op3	rs1	i=1	S	imm13	
21	20	74	10	12	12		0

Suggested Assembly Language Syntax					
stb sth st	reg <sub>rd</sub> , [address] reg <sub>rd</sub> , [address] reg <sub>rd</sub> , [address] reg <sub>rd</sub> , [address]	(synonyms: stub, stsb) (synonyms: stuh, stsh)			
stba stha sta stda	reg <sub>rd</sub> , [regaddr]asi reg <sub>rd</sub> , [regaddr]asi reg <sub>rd</sub> , [regaddr]asi reg <sub>rd</sub> , [regaddr]asi	(synonyms: stuba, stsba) (synonyms: stuba, stsba)			

#### Instrucciones Lógicas:

		•		
opcode	ор3	operation		
AND	000001	And		
ANDcc	010001	And and modify icc		
ANDN	000101	And Not		
ANDNcc	010101	And Not and modify icc		
OR	000010	Inclusive Or		
ORcc	010010	Inclusive Or and modify icc		
ORN	000110	Inclusive Or Not		
ORNcc	010110	Inclusive Or Not and modify icc		
XOR	000011	Exclusive Or		
XORcc	010011	Exclusive Or and modify icc		
XNOR	000111	Exclusive Nor		
XNORcc	010111	Exclusive Nor and modify icc		

#### Format (3):

10	rd	op3	rs1	i=0	unused(zero)	rs	2
31	29	24	18	13	12	4	0
10	rd	op3	rs1	i=1	simm	13	
21	70	24	19	12	17	1000	0

Suggested Assembly Language Syntax			
and	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>		
andcc	regrs1 , reg_or_imm , regrd		
andn	regrs1 , reg_or_imm , regrd		
andncc	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>		
or	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>		
orcc	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>		
orn	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>		
orncc	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>		
xor	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>		
xorcc	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>		
xnor	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>		
xnorcc	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>		

#### Instrucciones shift:

opcode	ор3	operation		
SLL	100101	Shift Left Logical		
SRL 100110		Shift Right Logical		
SRA	100111	Shift Right Arithmetic		

#### Format (3):

10	rd	op3	rs1	i=0	unused(zero)	rs	2
31	29	24	18	13	12	4	0
10	rd	op3	rs1	i=1	unused(zero)	she	ent
31	29	24	18	13	12	4	0

Sugge	Suggested Assembly Language Syntax				
sll	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>				
srl	regrs1 , reg_or_imm , regrd				
sra	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>				

#### Instrucciones save and restore:

opcode	op3	operation		
SAVE	111100	Save caller's window		
RESTORE	111101	Restore caller's window		

#### Format (3):

10	rd	ор3	rs1	i=0	unused(zero)	rs	2
31	29	24	18	13	12	4	0
10	rd	op3	rs1	i=1	simm	13	
31	29	24	18	13	12		0

Suggested Assembly Language Syntax				
save	reg <sub>rs1</sub> , reg_or_imm , reg <sub>rd</sub>			
restore	ream, rea or imm, ream			

#### OP:

Format	ор	Instructions	
1	1	CALL	
2	0	Bicc, FBfcc, CBccc, SETHI	
3	3	3 memory instructions	
3	2	arithmetic, logical, shift, and remaining	

#### OP2:

op2	Instructions		
0	UNIMP		
1	unimplemented		
2	Bicc		
3	unimplemented		
4	SETHI		
5	unimplemented		
6	FBfcc		
7	CBccc		

#### Instrucción SETHI:

opcode	op	op2	operation
SETHI	00	100	Set High-Order 22 bits

#### Format (2):

00	rd	100		imm22	
31	29	24	21		0

Suggeste	d Assembly Language Syntax
sethi	const22 , reg <sub>rd</sub>
sethi	%hi(value), reg <sub>rd</sub>

#### Instrucción NOP:

opcode	op	op2	operation
NOP	00	100	No Operation

#### Format (2):

	100				
00	00000	100		<u> </u>	
21	70	24	21		0

Suggested Assembly Language S	yntax
nop	

### Instrucciones de salto Branch Integer Instrucciones CALL and JMPL: condition codes:

opcode	cond	operation	icc test
BA	1000	Branch Always	1
BN	0000	Branch Never	0
BNE	1001	Branch on Not Equal	not Z
BE	0001	Branch on Equal	Z
BG	1010	Branch on Greater	not (Z or (N xor V))
BLE	0010	Branch on Less or Equal	Z or (N xor V)
BGE	1011	Branch on Greater or Equal	not (N xor V)
BL	0011	Branch on Less	N xor V
BGU	1100	Branch on Greater Unsigned	not (C or Z)
BLEU	0100	Branch on Less or Equal Unsigned	(C or Z)
BCC	1101	Branch on Carry Clear (Greater than or Equal, Unsigned)	not C
BCS	0101	Branch on Carry Set (Less than, Unsigned)	C
BPOS	1110	Branch on Positive	not N
BNEG	0110	Branch on Negative	N
BVC	1111	Branch on Overflow Clear	not V
BVS	0111	Branch on Overflow Set	V

#### Format (2):

1235		60				
00	a	cond	010		disp22	
31	29	28	24	21		0

ba{,a}	label	
bn{,a}	label	
bne{,a}	label	(synonym: bnz)
be{,a}	label	(synonym: bz)
bg{,a}	label	
ble{,a}	label	
bge{,a}	label	
b1{,a}	label	
bgu{,a}	label	
bleu{,a}	label	
bcc{,a}	label	(synonym: bgeu)
bcs{,a}	label	(synonym: blu)
bpos{,a}	label	
bneg{,a}	label	
bvc{,a}	label	
bvs{,a}	label	

#### Call:

opcode	op	operation	
CALL	01	Call and Link	

#### Format (1):



Suggested Assembly Language Synta				
call	label			

#### JMPL:

opcode	ор3	operation	
JMPL	111000	Jump and Link	

#### Format (3):

10	rd	op3	rs1	i=0	unused(zero)	rs	2
31	29	24	18	13	12	4	0
10	rd	op3	rs1	i=1	simm	13	
31	29	74	18	13	12		0

