

NAND3 Simulation and Layout - Delay Analysis

Vladislav Pomogaev - 26951160


November 14, 2021

1 Problem 1

1.1 Specifications

Here are the specifications for my NAND3 gate:

- Area: 0.0981 micrometer squared
- Average delay: 25.61 pico-seconds
- Area delay: 2.5130 pico-seconds micrometer squared






Figure 2: DRC Summary report (I solved the two rule checks that we were allowed to ignore)




Figure 3: Timing of the gate. $t_{d,HL} = 25.507\text{ps}$, $t_{d,LD} = 25.72\text{ps}$. This graph was generated from the extracted view including all parasitics.




Figure 4: Screen-shot of my test bench schematic. I used a 10pF capacitor as the load. Worst-case switching was used (switching C, aka bottom n-fet results in worst switching).

2 Problem 2

2.1 a)

Using demorgan's law:

$$\overline{F} = CD(B + A)$$

$$\overline{\overline{F}} = \overline{CD(B + A)}$$

$$F = \overline{C} + \overline{D} + \overline{B + A}$$

$$F = \overline{C} + \overline{D} + \overline{BA}$$

2.2 b)




Figure 5: Drawing indicating the sizing of the gates when the output resistance is the same of that of a 8:4 P-N inverter.

2.3 c)

<u>Worst-case</u> t_{PHL}					<u>Worst-case</u> t_{PLH}				
time	A	B	C	D	time	A	B	C	D
0	1	0	1	0	0	0	1	1	1
1	0	1	1	1	1	0	1	1	0

Figure 6: Two tables indicating the worse-case switching conditions for this gate. T=0 is the initial condition, T=1 is the second condition. These switching conditions switch the largest charged capacitances through the largest resistances.

In order to verify that these were in fact the worst-case conditions for this gate, I decided to compare them with what I thought were the second-worst case switching conditions for both t_{PHL} and t_{PLH} . Here are what I think the second worst-case scenarios are.

<u>Second-worst-case</u> t_{PHL}					<u>Second-worst case</u> t_{PLH}				
time	A	B	C	D	time	A	B	C	D
0	1	0	1	0	0	1	0	1	1
1	1	0	1	1	1	1	0	1	0

Figure 7: Two tables indicating the **second** worse-case switching conditions for this gate. These conditions switch all but one set of capacitances.

Now I made this circuit in Cadence, and simulated all of the various switching conditions.




Figure 8: Schematic of the gate.




Figure 9: Test bench schematic. The signals generated for A, B, C, and D were generated depending on the test being run. They had a rise time of 0.

For worst-case t_{PHL} :

$$R \cdot C = \frac{R}{12} (24C + 36C + 56C + 32C) + \frac{R}{12} (36C + 56C + 32C) + \frac{R}{12} (56C + 32C)$$

Figure 10: Elmore delay for this circuit, for figuring out worst-case switch conditions.




Figure 11: Switching waveform for worst-case t_{PHL} . The switching delay is 2.227ps




Figure 12: Switching waveform for worst-case t_{PLH} . The switching delay is 1.889ps




Figure 13: Switching waveform for **second** worst-case t_{PHL} . The switching delay is 2.108ps



Figure 14: Switching waveform for **second** worst-case t_{PLH} . The switching delay is 1.644ps

Tallying it all up, here are the switching delays:


	t_{PHL}	t_{PLH}
Worst-case	2.227ps	1.889ps
Second-worst-case	2.108ps	1.644ps

As we can see, the worst-case delay is longer than the second-worst case delay. While this isn't exhaustive proof that we have in fact found the worst-case delay, it serves to reinforce my understanding of where the delays are coming from.

3 Problem 3

3.1 a)

3.a)



$$\begin{aligned} \overline{F} &= \overline{A} (sel + \overline{sel}B) + \overline{B} (selB + \overline{sel}) \\ F &= \overline{\overline{A} (sel + \overline{sel}B) + \overline{B} (selB + \overline{sel})} \\ &= \overline{(\overline{A} \cdot (sel + \overline{sel}B)) (\overline{B} \cdot (selB + \overline{sel}))} \\ &= (A + (\overline{sel} + \overline{sel}B)) (B + (\overline{sel}B + \overline{sel})) \\ &= (A + selB\overline{sel}) (B + sel\overline{sel}B) \end{aligned}$$

assuming $sel = \overline{sel}B$

$$= (A + \overline{sel}) (B + sel) = AB + A sel + B \overline{sel}$$

check:			sdem	Form
A	B	sel	out	out
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	0	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

Figure 15: Derivation of the output expression. Here I made the assumption that sel and selB are inverses of each other.