# Digital Bubble Level

## Vladislav Pomogaev - 26951160

### September 27, 2021

## 1 Code

#### $level\_fsm.sv$

```
Description:
      An FSM which implements the functionality of a "bubble level" or "spirit level".
3
      Reads single-axis accelection data from the MPU-6050 by
      interfacing with an I2C Core IP from Efinix. Wakes accelerometer up first by writing to register,
      then reads register in a loop
      Updates the status of the 9 LED's based on the acceleration measured. Contains error LED as well.
      LED Encoding table looks like so:
10
11
      Tilt
                 Accel. MSB LSB
                                     MSB MSB
                                                         Led Led Led Led Led Led Led
12
      Degrees
                (g)
                         Sign
                             -2280
                                           1111111000
13
                -0.139
                                                                 0
                                                                     0
                                                                          0
                                                                              0
                                                                                                 256
      -8
14
                -0.122
                             -1997
                                    -8
                                           1111111001
                                                                     0
                                                                         0
                                                                              0
                                                                                  0
                                                                                                 384
                             -1713
                                           1111111010
                                                                 0
                                                                     0
15
                -0.105
                                     -7
                                                        0
                                                             1
                                                                          0
                                                                              0
                                                                                  0
                                                                                      0
      -6
16
                -0.087
                             -1428
                                     -6
                                                        Ω
                                                                     Ο
                                                                          Ω
                                                                              0
                                                                                  0
                                                                                      0
                                                                                                 192
^{17}
                -0.070
                             -1143
                                           1111111100
                                                        0
                                                            0
                                                                     0
                                                                          0
                                                                              0
                -0.052
                              -857
                                                         0
                                                             0
                                                                          0
                                                                              0
18
19
      -2
                -0.035
                              -572
                                    -2
                                           11111111110
                                                         0
                                                         0
                                                             0
                                                                 0
                                                                                  0
20
                -0.017
                              -286
                                     -1
                                           11111111111
                                                                          1
                                                                              0
                                                                     1
21
                0.000
                         0
                                                         0
                                                             0
                                                                 0
                                                                     0
                                                                              0
                                                                                  0
                                                                                      0
                                0
                                     0
                                           0
                                                                         - 1
22
                0.017
                         0
                               286
                                                         0
                                                             Ω
                                                                 Ο
                                                                     0
                                                                         -1
                                                                                      0
23
                0.035
                         0
                               572
                                                         0
                                                             0
                                                                 0
                                                                     0
                                                                          0
                                                                                  0
                 0.052
                                                         0
                                                             0
                                                                     0
                               857
                                                                 0
25
                 0.070
                               1143
                                      4
                                                         0
                                                                 0
                                                                      0
26
                0.087
                         0
                              1428
                                      6
                                                         0
                                                             0
                                                                 0
                                                                     0
                                                                              0
       5
                                                                          0
                                                                                  1
                                                                                                   6
27
                 0.105
                              1713
                                                         0
                                                             0
                                                                 0
                                                                     0
                                                                              0
                                                                                  0
       6
                         0
                                                                          0
28
                 0.122
                         0
                              1997
                                                        0
                                                             0
                                                                 0
                                                                     0
                                                                          0
                                                                              0
                                                                                  0
29
                 0.139
                              2280
31
      The accelerometer stores each axis measurement as 16 bit. Registers are 8 bit wide.
      We only access the MSB because we don't need the resolution.
32
      See \ page \ 29 \ of \ https://invensense.tdk.com/wp-content/uploads/2015/02/MPU-6000-Register-Map1.pdf
33
34
35
36
      clk_i
                                 - Clock
37
      reset_i
                                 - Active high reset
                                 - Logic high indicates that the I2C bus is busy
      i2c_busv_i
38
                                 - Logic low indicates that the {\rm I2C} slave devicereceived and
39
      i2c_rxak_i
40
                                    acknowledged the I2C transfer
      i2c_arb_lost_i
                                 - Logic high indicates that there is arbitration lost in the I2C transfer
                                 - Logic high indicates that I2C master write data is
      i\,2\,c\,\_w\,r\,i\,t\,e\,\_d\,o\,n\,e\,\_i
                                   sent and ready to accept by I2C slave device
43
                                 - Logic high indicates that I2C master read data is valid and ready to read
      i2c_data_out_valid_i
44
                                 - Read data output from the I2C core
45
      i2c_data_out_i
46
47
48
    Outputs:
49
      i2c_write_o
                                 - Write to slave strobe high
                                 - Read from slave strobe high
50
      i2c_read_o
                                 - Address of slave in 8bit format. Add trailing zero to use 7-bit addressing.
      i 2 c_s l a v e_a d d r_o
51
```

```
i2c_din_o
52
                                      - Data read from slave
53
       i2c_command_byte_o
                                      - Command byte sent to slave. (Register to read from)
54
       i2c_num_bytes_o
                                      - Number of bytes of data to write or read. Includes the
 55
                                        command byte (if sending one byte, i2c_num_bytes_o = 'd2)
                                       - Active high if an error has occured in state machine; lost bytes,
 56
        error_led_o
57
                                        error writing to slave or reading
                                      - 9 bit bus that lights up based on encoding above
58
       led_o
59
 60
61
     module level_fsm (
 62
       input wire
                               clk_i.
63
       input wire
                               reset_i.
64
65
       input wire
                               i2c_busv_i,
66
       input wire
                               i2c_rxak_i,
        input wire
                               i2c_arb_lost_i ,
 67
 68
        input wire
                               i2c_write_done_i ,
                               i2c_data_out_valid_i,
69
       input wire
       input wire [7:0] i2c_data_out_i,
70
71
 72
        output wire
                               i2c_write_o ,
 73
        output wire
                               i2c_read_o ,
       output logic [7:0] i2c_slave_addr_o,
 74
        output logic [7:0]
                               i2c_din_o ,
 75
 76
       output logic [7:0]
                               i2c_command_byte_o.
 77
       \begin{array}{lll} \textbf{output} & \texttt{logic} & \texttt{[7:0]} & \texttt{i2c\_num\_bytes\_o} \;, \end{array}
78
 79
                               error_led_o ,
       output logic [8:0] led_o
80
81
82
     logic signed [7:0] raw_buffer;
83
     localparam slave\_address = \{7'h68, 1'b0\};
 84
     localparam accel_register = 8'h3D;
86
     localparam wake_register = 8'h6b;
87
     typedef enum logic [6:0] {
88
                                7.60000 \, \hbox{-000} \, , // wait for I2C controller to not be busy
89
       ENSURE_BUSY_1 =
90
        ASSIGN_WRITE_2 =
                                 7\,{}^{\circ}b0001\text{--}000\,, // tell I2C controller which registers to write what to
                                7'b0010_001, // tell I2C controller to write
7'b0011_000, // wait for controller to be busy
        ASSERT_WRITE_3 =
 91
        WAIT_FOR_BUSY_4 =
92
       WAIT_FOR_DONE_5 =
                                7\,{}^{\circ}b0100\,{}_{\raisebox{-0.75pt}{\text{-}}}000\,, // wait for controller to finish
93
        VERIFY 6 =
                                7\,{}^{\circ}b0101 {}_{-}000 , // verify that there were no errors writing register
94
       ENSURE BUSY 7 =
                                7\,{}^{\circ}\,b0110\,{}_{\raisebox{-0.75pt}{\text{-}}}000\,, // verify that the controller is not busy
95
96
        ASSIGN_WRITE_8 =
                                 7\,{}^{\circ}b0111\_000\,, // tell I2C controller which registers to read
        ASSERT_READ_9 =
                                 7\,{}^{\circ}b1000 \hbox{--}010\,, // tell I2C controller to read register
97
                                7^{\circ}b1001\_000, // wait for controller to be busy
98
        WAIT_FOR_BUSY_10 =
        WAIT\_FOR\_VALID\_11 = \phantom{-}7 \text{`b1010\_000, // wait for controller to finish read}
99
                                 7\,{}^{\circ}b1011\, {}_{\raisebox{-.5ex}{\text{-}}000}\,, // verify that no errors occured, register info
       VERIFY 12 =
100
101
       LED OPERATION 13 =
                                 7\,^{\circ}b1100\_000\,^{\circ} , // output LED pattern
102
       ERROR =
                                 7'b1101_100
103 } state_e;
104
105
     state e state:
106
107
     // Glitch free state outputs based on last bits of current state
     assign i2c_write_o = state[0];
108
109
     assign i2c_read_o = state[1];
     assign error_led_o = state[2];
110
111
112
     always @(posedge clk_i) begin
113
       if (reset_i) begin
114
          state <= ENSURE_BUSY_1;
          led_o <= 9'b0;
115
          raw_buffer \le 8'b0;
116
          i2c din o \le 8'b0:
117
          i2c\_command\_byte\_o <= 8'h0;
118
119
          i2c_slave_addr_o <= 8'b0;
120
          i2c_num_bytes_o \ll 8'd0;
121
122
        else begin
123
          case (state)
124
            ENSURE_BUSY_1: begin
125
               if (i2c_busy_i === 1) state <= ENSURE_BUSY_1;
```

```
else begin
126
127
               state <= ASSIGN_WRITE_2:
128
                //assign DIN, command_byte, slave_addr, and num_bytes here
129
                //wake accelerometer by writing to wake_register 0x00
130
               i2c_din_o <= 8'b0;
131
               i2c_command_byte_o <= wake_register;
               i2c_slave_addr_o <= slave_address:
132
133
               i2c_num_bytes_o \ll 8'd2;
134
             end
135
136
           ASSIGN_WRITE_2: state <= ASSERT_WRITE_3; //assign inputs first before flashing write strobe
           ASSERT_WRITE_3: state <= WAIT_FOR_BUSY_4; //write strobe
137
           WAIT_FOR_BUSY_4: begin
138
139
             if (i2c_busy_i === 1) state <= WAIT_FOR_DONE_5; //wait for busy
140
             else state <= WAIT_FOR_BUSY_4;</pre>
141
142
           WAIT_FOR_DONE_5: begin //wait for write done
             if (i2c_write_done_i === 1) state <= VERIFY_6;
143
             else state <= WAIT_FOR_DONE_5;</pre>
144
145
           end
146
           VERIFY_6: begin
147
             if (i2c_arb_lost_i == 0 \&\& i2c_rxak_i == 0) state <= ENSURE_BUSY_7;
148
             //check that slave has acknowledged and no bits were lost
             else state <= ERROR:
149
150
           end
           ENSURE\_BUSY\_7\colon \ begin \ // \ wait for busy to not be high
151
152
             if (i2c_busy_i === 1) state <= ENSURE_BUSY_7;
             else begin
153
154
               state <= ASSIGN_WRITE_8;
               //assign command_byte, slave_addr, and num_bytes here
155
                //read the MSB of accelerometer axis measurement
156
157
               i2c\_command\_byte\_o <= accel\_register;
               i2c_slave_addr_o <= slave_address;
158
159
               i2c_num_bytes_o \ll 8'd2;
160
             end
161
           end
           ASSIGN_WRITE_8: state <= ASSERT_READ_9; //wait for writing of data
162
163
           ASSERT_READ_9: state <= WAIT_FOR_BUSY_10; //flash read strobe
164
           WAIT_FOR_BUSY_10: begin
             if (i2c_busy_i === 1) state <= WAIT_FOR_VALID_11; //wait for busy
165
166
             else state <= WAIT_FOR_BUSY_10;</pre>
167
           end
           WAIT_FOR_VALID_11: begin
168
169
             if (i2c_data_out_valid_i === 1) state <= VERIFY_12; // wait for data rx
170
             else state <= WAIT_FOR_VALID_11;</pre>
171
172
           VERIFY_12: begin
             if (i2c_arb_lost_i == 0 && i2c_rxak_i == 1) begin //check that no bits lost and no slave ack
173
               state <= LED_OPERATION_13:
174
175
               raw_buffer <= i2c_data_out_i; // register the data
176
177
             else state <= ERROR;
178
           end
           LED OPERATION 13: begin
179
180
             // enter the calculation that associates the LEDs with their respective tilt levels here
181
              if (raw_buffer < 8'sb11111000)
               led_o <= 9'd256;
182
183
             else if (raw_buffer < 8'sb11111001)
               led_o <= 9'd384;
184
             else if (raw_buffer < 8'sb11111010)
185
186
               led_{-0} \le 9'd128;
187
             else if (raw_buffer < 8'sb11111011)
               led_o <= 9'd192;
188
189
              else if (raw_buffer < 8'sb111111100)
190
               led_o <= 9'd64;
             else if (raw_buffer < 8'sb111111101)
191
192
               led_o <= 9'd96;
193
              else if (raw_buffer < 8'sb111111110)
               \  \, \text{led.o} \, <= \, 9 \, \text{'d} 32 \, ;
194
195
             else if (raw_buffer < 8'sb111111111)
               led_o <= 9'd48;
196
             else if (raw\_buffer < 8'sb000000000)
197
198
               led o \leq 9'd16:
199
             else if (raw\_buffer < 8'sb00000001)
```

```
200
               led_o <= 9'd24;
             else if (raw\_buffer < 8'sb00000010)
201
202
               led_o <= 9'd8;
203
             else if (raw\_buffer < 8'sb00000011)
204
               led_o <= 9'd12;
205
             else if (raw_buffer < 8'sb00000100)
206
               led_o <= 9'd4:
207
             else if (raw\_buffer < 8'sb00000101)
208
               led_o <= 9'd6;
209
             else if (raw_buffer < 8'sb00000110)
210
               led_{-0} \le 9'd2;
211
             else if (raw_buffer < 8'sb00000111)
               led_o <= 9'd3;
212
213
             else if (raw\_buffer < 8'sb00001000)
214
               led_o <= 9'd1;
215
216
               led_o <= 9'd1;
             state <= ENSURE_BUSY_7;
217
218
           end
219
           ERROR: begin
220
            state <= ERROR;
221
           default: state <= ENSURE_BUSY_1;</pre>
222
223
         endcase
224
      end
225 end
226
     endmodule
```

#### $level\_fsm\_tb.sv$

module level\_fsm\_tb;

```
'timescale 1ns/100ps
3
     An FSM testbench for the bubble level FSM. Emulates the functionality of three different states of I2C
4
      controller:
5
6
       A perfectly working controller
7
       A controller that errors on the read
       A controller that errors on the write
9
      Test bench tests:
10
11
       All delays
12
        All rx_arb errors checks
13
        One write state from the accelerometer to the LEDs
14
15
16 DUT Inputs:
                                - Clock
17
     clk_i
18
      reset_i
                                - Active high reset
19
      i2c_busy_i
                                - Logic high indicates that the I2C bus is busy
20
     i 2 c _ r x a k _ i
                                - Logic low indicates that the I2C slave devicereceived and
21
                                 acknowledged the I2C transfer
      i2c arb lost i
                                - Logic high indicates that there is arbitration lost in the I2C transfer
22
23
     i2c_write_done_i
                               - Logic high indicates that I2C master write data is
24
                                  sent and ready to accept by I2C slave device
25
      i2c_data_out_valid_i
                                - Logic high indicates that I2C master read data is valid and ready to read
26
     i2c_data_out_i
                                - Read data output from the I2C core
27
28
  DUT Outputs:
29
30
     i2c_write_o
                                - Write to slave strobe high
31
      i2c_read_o
                                - Read from slave strobe high
     i2c_slave_addr_o
                                - Address of slave in 8bit format. Add trailing zero to use 7-bit addressing.
                                - Data read from slave
33
      i2c_din_o
                                - Command byte sent to slave. (Register to read from)
     i2c command byte o
34
35
     i2c_num_bytes_o
                                - Number of bytes of data to write or read. Includes the
36
                                 command byte (if sending one byte, i2c_num_bytes_o = 'd2)
      error_led_o
                                - Active high if an error has occured in state machine; lost bytes,
37
38
                                  error writing to slave or reading
                                - 9 bit bus that lights up based on encoding above
39
     led_o
    * /
40
41
42
```

```
44
45
       logic
                      clk_{-i} = 1;
46
       logic
                      reset_i;
 47
        logic
                      i\,2\,c\,{}_-\,b\,u\,s\,y\,{}_-i\ ;
 48
        logic
                      i 2 c _ r x a k _ i ;
49
       logic
                      i2c_arb_lost_i;
                      i2c_write_done_i;
50
       logic
51
       logic
                      i2c_data_out_valid_i;
       52
53
                      i2c_write_o;
54
        logic
55
                      i2c_read_o;
       logic
       logic [7:0] i2c_slave_addr_o;
56
                      i 2 c _ d i n _ o ;
57
        logic [7:0]
58
        logic [7:0]
                      i2c_command_byte_o;
59
       logic [7:0] i2c_num_bytes_o;
60
       logic
                      error_led_o;
61
       logic [8:0] led_o;
62
63
64
       level_fsm dut (
65
         .clk_i ,
         .reset_i ,
66
67
          .i2c_busy_i ,
68
          . i 2 c _ r x a k _ i ,
69
          . i2c_arb_lost_i ,
70
          . i2c_write_done_i
71
         .i2c_data_out_valid_i ,
72
          .i2c_data_out_i ,
73
         .i2c_write_o ,
          .i2c_read_o .
74
          .i2c_slave_addr_o ,
75
76
         . i2c_din_o ,
77
          .i2c\_command\_byte\_o ,
78
          .i2c_num_bytes_o,
79
          .error_led_o.
80
          .led_o
81
       );
82
83
        initial
84
       begin
          $dumpfile("level_fsm_tb.vcd");
85
          $dumpvars(0,clk_i);
86
87
          $dumpvars(1, reset_i);
88
          dumpvars(2,i2c_busy_i);
89
          $dumpvars(4,i2c_rxak_i);
90
          $dumpvars(5,i2c_arb_lost_i);
91
          $dumpvars(6,i2c_write_done_i);
          $dumpvars(7,i2c_data_out_valid_i);
92
93
          dumpvars(8,i2c_data_out_i);
94
          dumpvars(9,i2c_write_o);
95
          $dumpvars(10, i2c_read_o);
96
          $dumpvars(11,i2c_slave_addr_o);
97
          $dumpvars(12, i2c_din_o);
          \frac{13,i2c\_command\_byte\_o}{;}
98
99
          $dumpvars(14,i2c_num_bytes_o);
100
          $dumpvars(15,error_led_o);
101
          $dumpvars(16,led_o);
102
103
       always #0.5 clk_i = clk_i;
104
105
        initial begin
106
107
         ///// Reset/Begin //////
108
109
          // full reset with busy line
110
111
          reset_i = 1'b0;
112
          i 2 c_b u s y_i = 1'b1;
113
          i2c_rxak_i = 1'b0;
          i2c_arb_lost_i = 1'b0;
114
          i2c_write_done_i = 1'b0;
115
116
          i \, 2 \, c \, \_d \, a \, t \, a \, \_o \, u \, t \, \_v \, a \, l \, i \, d \, \_i \, = \, 1 \, 'b \, 0 \, ;
117
          i2c_data_out_i = 8'b0;
```

```
118
          #1;
119
          reset_i = 1'b1;
120
          #1;
121
          reset_i = 1'b0;
122
          #1;
123
124
                Normal operation
125
126
          // in this section we test the normal operation of the I2C controller
127
          // that no errors are thrown, read, write, delays work
128
          // correct LED pattern shows up
129
          // and that we loop reading
130
131
          // make sure writing has not started
132
          assert(i2c_din_o == 8'b0);
          assert(i2c_command_byte_o == 8'b0);
133
134
          assert(i2c_slave_addr_o == 8'b0);
          assert(i2c_num_bytes_o == 8'b0);
135
136
          #1:
137
          i2c\_busy\_i = 1'b0; // now I2C is free
138
139
          assert(i2c\_din\_o == 8'b0); // assert that correct data is going to be written
          assert(i2c_command_byte_o == 8'h6b);
140
          assert(i2c\_slave\_addr\_o == \{7'h68, 1'b0\});
141
142
          assert \left( \,i\,2\,c\,\_n\,u\,m\,\_b\,y\,t\,e\,s\,\_o \,\,== \,\,8\,'\,d\,2\, \right);
143
          #1;
144
          assert(i2c\_write\_o == 1'b1); // assert write stobe
145
146
          i2c_busy_i = 1'b1; // assert that we are waiting for chip to be not busy
          assert(i2c_write_o == 1'b0);
147
          {\tt assert (error\_led\_o} == 1\, {}^{\backprime}b0\, )\, ;
148
149
          #1;
150
          i2c\_busy\_i = 1'b1; // assert that we are waiting for chip to be not busy
151
          assert(i2c_write_o == 1'b0);
152
          assert (error_led_o == 1'b0);
153
          #1:
          i2c_busy_i = 1'b0; // make sure we have not errored out yet because we have an ack and no errors
154
155
          assert(error_led_o == 1'b0);
156
157
          assert (error_led_o == 1'b0);
158
          #1;
159
          i2c_write_done_i = 1'b1:
160
          #1; //wait for write to ack
161
          #1; //verify arb_lost and rxak low
162
          #1; //ensure busy is low
163
          assert(i2c_command_byte_o == 8'h3D);
164
          assert(i2c_slave_addr_o == \{7'h68, 1'b0\});
          assert(i2c_num_bytes_o == 8'd2);
165
166
          #1;
167
          assert(i2c_read_o == 1'd1);
168
          #1;
169
          i2c_busy_i = 1'b1;
170
          #1;
171
          #1:
172
          #1;
173
          i 2 c_b u s y_i = 1' b 0;
174
          i2c_data_out_valid_i = 1'b1;
175
          i2c_data_out_i = 8'b11111001;
          i2c_arb_lost_i = 1'b0;
176
177
          i 2 c_r x a k_i = 1'b1;
178
          //wait for valid data and busy low
179
          #1; //wait for busy to go low
180
          #1; //verify data out is valid
181
          #1; //verify no lost and rx did not ack, register the data
          assert \, (\, led\_o \, = \, 9\, {}^{\backprime}d128\, )\, ; // assert \, that \, led \, output \, is \, correct
182
          #1; //finished test under standard conditions. since busy is low, we assert the lines again
183
184
185
                 Error on read
186
187
          // in this section we confirm that upon a read error the FSM goes into error state
188
189
190
          assert(i2c\_command\_byte\_o == 8'h3D);
191
          assert(i2c\_slave\_addr\_o == \{7'h68, 1'b0\});
```

```
192
          assert(i2c_num_bytes_o == 8'd2);
193
          #1;
194
          assert(i2c\_read\_o == 1'd1); // we strobe read again
195
          i \, 2 \, c \, \_b \, u \, s \, y \, \_i = 1 \, 'b 1 \, ;
196
          i 2 c_d at a_o ut_v a l i d_i = 1 'b0;
197
          #1:
          #1;// we are now waiting for busy
198
199
          #1;
200
          #1;
201
          #1;
202
          i 2 c_b u s y_i = 1' b 0;
203
          #1:
          i2c_data_out_valid_i = 1'b1:
204
205
          i \, 2 \, c \, \_a \, r \, b \, \_l \, o \, s \, t \, \_i = 1 \, 'b \, 1;
206
          i 2 c_r x a k_i = 1'b0;
207
          #1; // verify data out valid
208
          #1; // verify errors; we should get out because we lost bits
          assert(error_led_o == 1'd1); // we should get an error
209
210
          #1:
211
          #1;
212
          #1;
213
          #1;
214
          reset_i = 1'b1;
215
          #1:
          reset_i = 1'b0;
216
217
218
                 Error on write
219
220
          // in this section we confirm that upon a write error the FSM goes into error state
221
          assert(i2c_din_o == 8'b0);
222
223
          assert(i2c_command_byte_o == 8'b0);
224
          assert(i2c_slave_addr_o == 8'b0);
225
          assert(i2c_num_bytes_o == 8'b0);
226
          #1;
          assert(i2c\_din\_o == 8'b0); // assert that correct data is going to be written
227
          assert \, (\,i2c\_command\_byte\_o \, = \!\!\! 8\,'h6b\,) \, ;
228
229
          assert(i2c_slave_addr_o == \{7'h68, 1'b0\});
230
          assert(i2c_num_bytes_o == 8'd2);
231
232
          assert(i2c_write_o == 1'b1); // assert write stobe
233
          #1;
          i2c\_busy\_i = 1'b1; // assert that we are waiting for chip to be not busy
234
          assert(i2c_write_o == 1'b0);
235
236
          assert (error_led_o == 1'b0);
237
          #1;
238
          i2c_busy_i = 1'b1; // assert that we are waiting for chip to be not busy
          assert(i2c_write_o = 1'b0);
239
          assert(error_led_o == 1'b0);
240
241
          #1;
242
          i2c\_busy\_i = 1'b0; // make sure we have not errored out yet because we have an ack and no errors
243
          assert (error_led_o == 1'b0);
          i2c_write_done_i = 1'b1;
244
245
          i2c_arb_lost_i = 1'b1;
246
          #1; // verify write done
247
          #1; // verify errors; we should get out because we lost bits
^{248}
          assert(error_led_o == 1'd1); // we should get an error
249
250
251
          #100 $finish;
252
       end
253
254
     endmodule
```