Digital Bubble Level - Cadence RTL Synthesis

Vladislav Pomogaev - 26951160

October 10, 2021

1 Introduction

In this assignment, the original bubble level FSM was synthesised in Cadence using elements from the FreePDK15 library. The compiled Verilog module was transformed into logic gates/elements from the library with simulated delays. I note a presence of delays proportional to the delay of elements in the data paths. 170 cells are in the final design.

To make use of the functional simulation, the clock parameters were adjusted to match the worst-case real-world scenario. The clock timing constraint was set to 200 MHz; simulation speed to 100 MHz, and the execution target frequency on the FPGA is 50 MHz. I do this to give the design lots of clock headroom in case someone want overclock by x2 (Note that the I²C controller has an operating frequency of either 100 MHz or 50 MHz).

2 Outputs of RTL Compiler




Figure 1: The original test bench was run on the newly compiled design. The test bench passed all assertions as last time due to the fact that all assertions were on the next clock cycle after a state change. The simulation frequency was adjusted from 1GHz to 100MHz to reflect the more accurate timing when run at 50MHz on the FPGA. The clock constraint was also adjusted to 200MHz to ensure positive slack and lots of headroom.




Figure 2: We see some changes from the previous simulation. Most notably, there is now delay between the clock and the output of signals from the FSM. These delays are different for different signals as expected. There are still no delays in the input of signals though because that was part of the original test bench. We make the assumption that the signals arrive at or before clock change. In this figure at around 380000ps we see the delay of the command byte relative to the reference clock. I assume if our signal was to propagate at uneven times through a combinational circuit we would see that in this simulation. However, all signals are from registers, so we cannot see a difference in the arrival of different signals on the same bus. Since the frequency we are running this project at is so low compared to the actual frequency, the delays have little effect on the functionality of the circuit.

I note here that the following synthesis parameters effect the simulation in the following ways:

- timing.sdc file has a clock constraint that Cadence RTL designer uses to verify and optimize layout for set-up, slack and hold times. Increasing the clock frequency makes the compiler work harder (more optimization) to align the cells in a way to meet the constraints.
- test bench timescale sets the scale for delays in the simulation, and the resolution at which the simulation is done.

3 Outputs of RTL Compiler

3.1 Reports

level_fsm_area.rpt

Generated on: Oct 10 2021 09:48:55 pm

Module: level_fsm

Technology library: NanGate_15nm_OCL revision 1.0 Operating conditions: worst_low (balanced_tree)

Wireload mode: enclosed
Area mode: timing library

Instance Cells Cell Area Net Area Total Area Wireload
level_fsm 170 68 0 68 <none> (D)

(D) = wireload is default in technology library

level_fsm_gates.rpt

Generated by: Encounter(R) RTL Compiler RC14.13 - v14.10-s027-1

Generated on: Oct 10 2021 09:48:55 pm

 $Module: \\ level_fsm$

Technology library: NanGate_15nm_OCL revision 1.0

 $Operating \ conditions: \ worst_low \ (balanced_tree)$

Wireload mode: enclosed
Area mode: timing library

Gate	Instances	Area	Library
AOI21_X1	7	2.064	NanGate_15nm_OCL
AOI22_X1	11	3.785	NanGate_15nm_OCL
DFFRNQ_X1	8	10.224	NanGate_15nm_OCL
DFFSNQ_X1	19	24.281	NanGate_15nm_OCL
INV_X1	36	5.308	NanGate_15nm_OCL
NAND2_X1	24	4.719	NanGate_15nm_OCL
NAND3_X1	6	1.769	NanGate_15nm_OCL
NAND4_X1	2	0.688	NanGate_15nm_OCL
NOR2_X1	29	5.702	NanGate_15nm_OCL
NOR3_X1	7	2.064	NanGate_15nm_OCL
NOR4_X1	6	2.064	NanGate_15nm_OCL
OAI21_X1	4	1.180	NanGate_15nm_OCL
OAI22_X1	9	3.097	NanGate_15nm_OCL
OR4_X1	2	0.885	$NanGate_15nm_OCL$
total	170	67.830	

$_{\rm Type}$	Instances	Area	Area %
sequential	27	34.505	50.9
inverter	36	5.308	7.8
logic	107	28.017	41.3
total	170	67 830	100.0

$level_fsm_power.rpt$

Generated by: Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1

Generated on: Oct 10 2021 09:48:55 pm

Module: level_fsm

 $\label{eq:constraint} Technology\ library: \\ NanGate_15nm_OCL\ revision\ 1.0$

Operating conditions: worst_low (balanced_tree)

 $\begin{array}{ll} \mbox{Wireload mode:} & \mbox{enclosed} \\ \mbox{Area mode:} & \mbox{timing library} \end{array}$

		Leakage	Dynamic	Total	
Instance	Cells	$\operatorname{Power}\left(nW\right)$	$\operatorname{Power}\left(\operatorname{nW}\right)$	$\operatorname{Power}\left(nW\right)$	
level_fsm	170	51.178	16579.858	16631.036	

$level_fsm_timing.rpt$

Generated by: Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
Generated on: Oct 10 2021 09:48:55 pm
Module: level_fsm
Technology library: NanGate_15nm_OCL revision 1.0
Operating conditions: worst_low (balanced_tree)
Wireload mode: enclosed
Area mode: timing library

Pin	Туре	Fanout		Slew (ps)	Delay (ps)	Arrival (ps)	
(clock clk)	launch					0	R
state_reg[2]/CLK				0		0	R
state_reg[2]/Q	DFFSNQ_X1	4	2.6	5	+15	15	F
g4006/A2					+0	15	
g4006/ZN	NOR2_X1	2	1.9	6	+6	21	R
g3997/A1					+0	21	
g3997/ZN	NAND2_X1	3	2.4	7	+6	27	F
g3989/A1					+0	27	
g3989/ZN	NOR2_X1	4	4.1	12	+9	36	R
g3983/A1					+0	36	
g3983/ZN	NAND2_X1	3	2.4	8	+7	43	F
g3974/A1					+0	43	
g3974/ZN	NOR2_X1	3	3.0	10	+8	50	R
g3942/A1					+0	50	
g3942/ZN	NAND3_X1	9	8.0	27	+17	67	F
g3941/I					+0	67	
g3941/ZN	INV_X1	8	8.0	18	+16	83	R
g3912/A1					+0	83	
g3912/ZN	AOI22_X1	1	0.8	8	+6	89	F
g3890/A1					+0	89	
g3890/ZN	NOR2_X1	1	0.6	4	+4	93	R
raw_buffer_reg[0]/D	DFFRNQ_X1				+0	93	
raw_buffer_reg[0]/CLK	setup			0	+9	101	R
(clock clk)	capture					5000	R

Cost Group : 'clk' (path_group 'clk')

Timing slack : 4899ps Start-point : state-reg[2]/CLK End-point : raw_buffer_reg[0]/D

3.2 Mapped Verilog

level_fsm_map.v

```
// Generated by Cadence Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
2
4
     // Verification Directory fv/level_fsm
     module level_fsm(clk_i, reset_i, i2c_busy_i, i2c_rxak_i,
           i\,2\,c\, \_ar\,b\, \_lost\, \_i\ ,\ i\,2\,c\, \_write\, \_done\, \_i\ ,\ i\,2\,c\, \_dat\, a\, \_out\, \_valid\, \_i\ ,
           i2c_data_out_i, i2c_write_o, i2c_read_o, i2c_slave_addr_o,
8
           {\tt i2c\_din\_o} \ , \ {\tt i2c\_command\_byte\_o} \ , \ {\tt i2c\_num\_bytes\_o} \ , \ {\tt error\_led\_o} \ ,
9
10
           led_o);
       input clk_i, reset_i, i2c_busy_i, i2c_rxak_i, i2c_arb_lost_i,
12
             i2c_write_done_i, i2c_data_out_valid_i;
13
       input [7:0] i2c_data_out_i;
       output i2c.write_o , i2c_read_o , error_led_o ;
output [7:0] i2c_slave_addr_o , i2c_din_o , i2c_command_byte_o ,
14
15
16
             i2c_num_bytes_o;
17
       output [8:0] led_o;
        wire clk_i, reset_i, i2c_busy_i, i2c_rxak_i, i2c_arb_lost_i,
18
              i2c_write_done_i , i2c_data_out_valid_i;
19
        wire [7:0] i2c_data_out_i;
20
       wire i2c_write_o, i2c_read_o, error_led_o;
wire [7:0] i2c_slave_addr_o, i2c_din_o, i2c_command_byte_o,
21
22
              i2c_num_bytes_o;
```

```
wire [8:0] led_o;
24
25
      wire [6:0] state;
26
       wire [7:0] raw_buffer;
27
       wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
28
       wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
      wire n_{-}16, n_{-}17, n_{-}18, n_{-}19, n_{-}20, n_{-}21, n_{-}22, n_{-}23;
29
30
      wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
31
       wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
       wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
32
33
       wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
      wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
34
      wire n_{-}64, n_{-}65, n_{-}66, n_{-}67, n_{-}68, n_{-}69, n_{-}70, n_{-}71;
35
36
      wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
37
       wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
       wire n_88, n_89, n_90, n_91, n_92, n_93, n_94,
38
39
       wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
40
      wire n_104, n_105, n_106, n_107, n_108, n_109, n_110, n_111;
      41
      42
43
       wire n-128, n-129, n-130, n-131, n-132, n-133, n-134, n-135;
       wire n_136, n_137, n_138, n_139, n_140, n_142, n_143;
44
45
      assign i2c_num_bytes_o[0] = 1'b0;
46
      assign i2c_num_bytes_o[1] = i2c_slave_addr_o[7];
      assign i2c_num_bvtes_o[2] = 1'b0:
47
48
      assign i2c_num_bvtes_o[3] = 1'b0:
49
      assign i2c_num_bytes_o[4] = 1'b0;
50
      assign i2c_num_bvtes_o[5] = 1'b0;
      assign i2c_num_bytes_o[6] = 1'b0;
52
      assign i2c_num_bvtes_o[7] = 1'b0;
      assign i2c\_command\_byte\_o[0] = i2c\_slave\_addr\_o[7]:
53
54
      assign \ i2c\_command\_byte\_o\left[\begin{smallmatrix}1\end{smallmatrix}\right] \ = \ i2c\_command\_byte\_o\left[\begin{smallmatrix}6\end{smallmatrix}\right];
55
      assign \ i2c\_command\_byte\_o\left[\begin{smallmatrix}2\end{smallmatrix}\right] \ = \ i2c\_command\_byte\_o\left[\begin{smallmatrix}4\end{smallmatrix}\right];
      assign i2c\_command\_byte\_o[3] = i2c\_slave\_addr\_o[7];
56
      assign i2c\_command\_byte\_o[5] = i2c\_slave\_addr\_o[7];
      assign i2c_command_byte_o[7] = 1'b0;
58
      assign i2c_din_o[0] = 1'b0;
59
60
      assign i2c_din_o[1] = 1'b0:
61
      assign i2c_din_o[2] = 1'b0;
62
      assign i2c_din_o[3] = 1'b0;
63
      assign i2c_din_o[4] = 1'b0;
64
      assign i2c_din_o[5] = 1'b0;
65
      assign i2c_din_o[6] = 1'b0:
66
      assign i2c_din_o[7] = 1'b0;
67
      assign i2c_slave_addr_o[0] = 1'b0;
      assign i2c_slave_addr_o[1] = 1'b0;
68
69
      assign i2c_slave_addr_o[2] = 1'b0;
70
      assign i2c_slave_addr_o[3] = 1'b0;
      assign i2c_slave_addr_o[4] = i2c_slave_addr_o[7];
71
72
      assign i2c\_slave\_addr\_o[5] = 1'b0;
       assign i2c\_slave\_addr\_o[6] = i2c\_slave\_addr\_o[7];
73
74
      (state[3]));
75
      NAND3_X1 g3867 (.A1 (n_120), .A2 (n_142), .A3 (n_105), .ZN (n_143));
76
      NOR4_X1 g3869 (.A1 (n_140), .A2 (n_68), .A3 (n_110), .A4 (n_54), .ZN
77
78
            (n<sub>-</sub>142));
79
      80
           (n_139), .Q (i2c_command_byte_o[6]));
81
      NAND2-X1 g3898 (.A1 (n-138), .A2 (n-57), .ZN (n-140));
      DFFSNQ_X1 \state_reg[4] (.SN (1'b1), .CLK (clk_i), .D (n_135), .Q
82
           (state[4]));
83
84
      DFFSNQ_X1 \led_o_reg[5] (.SN (1'b1), .CLK (clk_i), .D (n_131), .Q
85
            (led_o[5]));
      DFFSNQ_X1 \i2c_slave_addr_o_reg[4] (.SN (1'b1), .CLK (clk_i), .D
86
87
           (n_134), .Q (i2c_slave_addr_o[7]));
       DFFSNQ\_X1 \ \backslash led\_o\_reg \ [\ 7\ ] \ \ (.SN\ (1'b1)\ , \ .CLK\ (clk\_i)\ , \ .D\ (n\_133)\ , \ .Q 
88
89
           (led_o[7]));
      DFFSNQ\_X1 \ \backslash \ led\_o\_reg \ [\ 4\ ] \ \ (.SN \ (1'b1) \ , \ .CLK \ (\ clk\_i \ ) \ , \ .D \ (\ n\_136) \ , \ .Q
90
91
           (led_o[4]));
      DFFSNQ_X1 \led_o_reg[1] (.SN (1'b1), .CLK (clk_i), .D (n_137), .Q
92
93
           (led_o[1]));
       DFFSNQ\_X1 \ \backslash led\_o\_reg \ [3] \ (.SN \ (1'b1) \, , \ .CLK \ (clk\_i) \, , \ .D \ (n\_128) \, , \ .Q 
94
95
           (led_o[3]));
96
      .Q (raw_buffer[7]));
97
```

```
98
         99
                .Q (raw_buffer[1]));
100
          DFFRNQ\_X1 \ \backslash raw\_buffer\_reg \left[ \begin{array}{c} 2 \end{array} \right] \ \left( .RN \ \left( \begin{array}{c} 1 \end{array} \right) , \ .CLK \ \left( \begin{array}{c} clk\_i \end{array} \right) , \ .D \ \left( \begin{array}{c} n\_117 \end{array} \right) , 
101
                .Q (raw_buffer[2]));
102
         DFFRNQ_X1 \raw_buffer_reg[3] (.RN (1'b1), .CLK (clk_i), .D (n_116),
                .Q (raw_buffer[3]));
103
         104
105
                .Q (raw_buffer[4]));
         106
107
                .Q (raw_buffer[5]));
         DFFRNQ_X1 \raw_buffer_reg[6] (.RN (1'b1), .CLK (clk_i), .D (n_113),
108
109
                .Q (raw_buffer[6]));
         DFFRNQ_X1 \raw_buffer_reg[0] (.RN (1'b1), .CLK (clk_i), .D (n_119),
110
111
                .Q (raw_buffer[0]);
         DFFSNQ\_X1 \setminus state\_reg [6] \ (.SN \ (1'b1), \ .CLK \ (clk\_i), \ .D \ (n\_121), \ .Q
112
113
                (state[6]));
         DFFSNQ_X1 \led_o_reg[6] (.SN (1'b1), .CLK (clk_i), .D (n_125), .Q
114
115
                (led_o[6]));
         OAI22_X1 g3904 (.A1 (n_107), .A2 (reset_i), .B1 (n_4), .B2 (n_71), .ZN
116
117
                (n<sub>-</sub>139));
         DFFSNQ\_X1 \ \backslash led\_o\_reg \ [2] \ (.SN \ (1'b1) \ , \ .CLK \ (clk\_i) \ , \ .D \ (n\_124) \ , \ .Q
118
119
                (led_o[2]));
         AOI22_X1 g3921 (.A1 (n_99), .A2 (n_83), .B1 (state [4]), .B2 (n_109),
120
121
                .ZN (n_138));
122
         OAI22_X1 g3922 (.A1 (n_127), .A2 (n_129), .B1 (n_0), .B2 (n_132), .ZN
                (n_137));
123
124
         OAI21\_X1 \ g3899 \ (.A1 \ (n\_22) \ , \ .A2 \ (n\_122) \ , \ .B \ (n\_112) \ , \ .ZN \ (n\_136));
125
         NAND2_X1 g3883 (.A1 (n_111), .A2 (n_76), .ZN (n_135));
         AOI21_X1 g3901 (.A1 (n_3), .A2 (n_102), .B (reset_i), .ZN (n_134));
126
         OAI22\_X1 \ g3902 \, (\,.\,A1 \ (\,n\_130\,) \,\,, \ .A2 \ (\,raw\_buffer\,[\, 2\,] \,) \,\,, \ .B1 \ (\,n\_1\,) \,\,, \ .B2
127
                (n_132), .ZN (n_133));
128
129
         OAI22\_X1 \ g3903 \ (.A1 \ (n\_130) \ , \ .A2 \ (n\_129) \ , \ .B1 \ (n\_12) \ , \ .B2 \ (n\_132) \ , \ .ZN
130
                (n<sub>-</sub>131));
131
         DFFSNQ_X1 \state_reg[2] (.SN (1'b1), .CLK (clk_i), .D (n_106), .Q
132
               (error_led_o));
         DFFSNQ_X1 \i2c_command_byte_o_reg[2] (.SN (1'b1), .CLK (clk_i), .D
133
134
                (n_108), .Q (i2c_command_byte_o[4]);
135
         OAI22_X1 g3920 (.A1 (n-127), .A2 (raw_buffer[2]), .B1 (n-13), .B2
136
                (n_132), .ZN (n_128);
137
         NOR2_X1 g3897 (.A1 (n_88), .A2 (reset_i), .ZN (n_126));
         OAI22\_X1 g3924(.A1 (n_123), .A2 (n_81), .B1 (n_14), .B2 (n_132), .ZN
138
139
                (n<sub>-</sub>125));
140
         OAI22\_X1 \ g3934 \left(.A1 \ (n\_123) \,, \ .A2 \ (n\_122) \,, \ .B1 \ (n\_7) \,, \ .B2 \ (n\_132) \,, \ .ZN
141
                (n<sub>-</sub>124));
         NAND2\_X1 \ g3910 \ (.A1 \ (n\_120) \ , \ .A2 \ (n\_103) \ , \ .ZN \ (n\_121)) \ ;
142
143
         NOR2\_X1 g3890(.A1 (n_97), .A2 (reset_i), .ZN (n_119));
         NOR2\_X1 \ g3891 \ (\, .\, A1 \ (\, n\_96 \,) \ , \ .\, A2 \ (\, r\, e\, s\, e\, t\_i \,) \ , \ .\, ZN \ (\, n\_118 \,) \,) \,;
144
         NOR2\_X1 \ g3892 \ (\, .\, A1 \ (\, n\, \_93\, ) \ , \ .\, A2 \ (\, r\, e\, s\, e\, t\, \_i\, ) \ , \ .\, ZN \ (\, n\, \_117\, )\, )\, ;
145
146
         NOR2\_X1 \ g3893 \ (\, .\, A1 \ (\, n\_92 \,) \ , \ .\, A2 \ (\, r\, e\, s\, e\, t\, \_i \,) \ , \ .\, ZN \ (\, n\_116 \,) \,) \,;
147
         NOR2\_X1 \ g3894 \ (.\,A1 \ (\,n\_90\,) \ , \ .A2 \ (\,reset\_i\,) \ , \ .ZN \ (\,n\_115\,) \,) \,;
148
         NOR2\_X1 \ g3895 \ (.\,A1 \ (n\_91) \ , \ .A2 \ (reset\_i) \ , \ .ZN \ (n\_114)) \ ;
         NOR2\_X1 \ g3896 \ (\,.\,A1 \ (\,n\_89\,) \ , \ .A2 \ (\,r\,e\,s\,e\,t\_i\,) \ , \ .ZN \ (\,n\_113\,) \,) \,;
149
         150
151
152
         NOR4_X1 g3900 (.A1 (n_110), .A2 (n_62), .A3 (n_109), .A4 (n_74), .ZN
153
                (n_111));
         OAI21_X1 g3928 (.A1 (n_69), .A2 (reset_i), .B (n_84), .ZN (n_108));
154
         AOI21\_X1 \ g3929 \ (.\,A1 \ (i2c\_command\_byte\_o \, [\, 6\, ]\, )\,, \ .A2 \ (n\_98\, )\,, \ .B \ (n\_101\, )\,,
155
                .ZN (n_107));
156
          DFFSNQ\_X1 \setminus state\_reg \left[ \begin{array}{c} 5 \end{array} \right] \ \left( .SN \ \left( \begin{array}{c} 1 \\ \end{array} \right) \right), \ .CLK \ \left( \begin{array}{c} clk\_i \end{array} \right), \ .D \ \left( \begin{array}{c} n\_80 \end{array} \right), \ .Q 
157
158
                (state[5]));
          DFFSNQ\_X1 \ \backslash led\_o\_reg \ [8] \ (.SN \ (1'b1), \ .CLK \ (clk\_i), \ .D \ (n\_87), \ .Q 
159
160
                (led_o[8]));
161
         NAND2_X1 g3909 (.A1 (n_79), .A2 (n_105), .ZN (n_106));
162
          DFFSNQ\_X1 \setminus led\_o\_reg[0] \quad (.SN \quad (1'b1), \quad .CLK \quad (clk\_i), \quad .D \quad (n\_77), \quad .Q 
163
                (led_o[0]));
164
         NAND2\_X1 \ g3925 \ (.A1 \ (n\_100) \ , \ .A2 \ (n\_104) \ , \ .ZN \ (n\_130)) \ ;
165
         NOR3\_X1 \ g3927 \ (.A1 \ (n\_85) \ , \ .A2 \ (n\_86) \ , \ .A3 \ (n\_55) \ , \ .ZN \ (n\_103));
         AOI21_X1 g3931 (.A1 (n_17), .A2 (n_82), .B (n_101), .ZN (n_102));
166
167
         NAND2_X1 g3936 (.A1 (n_100), .A2 (n_78), .ZN (n_127));
         NAND2\_X1 \ g3940 \ (\, .\, A1 \ (\, n\, \_98\, ) \ , \quad .\, A2 \ (\, n\, \_64\, ) \ , \quad .\, ZN \ (\, n\, \_99\, ) \, ) \, ;
168
169
         AOI22\_X1 \ g3912 \left( .\,A1 \ \left( \, n\_95 \, \right) \,, \ .\,A2 \ \left( \, i\, 2\, c\_d\, a\, t\, a\_o\, u\, t\_i \, \left[ \, {\color{red}0} \, \right] \, \right) \,, \ .\,B1
170
                (raw_buffer[0]), .B2 (n_94), .ZN (n_97));
         AOI22_X1 g3913 (.A1 (n_95), .A2 (i2c_data_out_i[1]), .B1
171
```

```
172
173
          AOI22\_X1 \ g3914 \left(.\,A1 \ (\,n\_95\,)\,,\ .A2 \ (\,i\,2\,c\_d\,a\,t\,a\_o\,u\,t\_i\,[\,2\,]\,\right)\,,\ .B1
174
                  (raw_buffer[2]), .B2(n_94), .ZN(n_93));
175
          AOI22_X1 g3915 (.A1 (n_95), .A2 (i2c_data_out_i[3]), .B1
176
                  (raw_buffer[3]), .B2 (n_94), .ZN (n_92));
177
          AOI22_X1 g3916 (.A1 (n_95), .A2 (i2c_data_out_i[4]), .B1
                  178
179
          AOI22_X1 g3917 (.A1 (n_95), .A2 (i2c_data_out_i[5]), .B1
                  (raw_buffer[5]), .B2 (n_94), .ZN (n_90));
180
          AOI22\_X1 g3918(.A1 (n\_95), .A2 (i2c\_data\_out\_i[6]), .B1
181
                 (raw_buffer[6]), .B2 (n_94), .ZN (n_89));
182
          AOI22_X1 g3919 (.A1 (n_95), .A2 (i2c_data_out_i[7]), .B1
183
                  (raw_buffer[7]), .B2 (n_94), .ZN (n_88));
184
185
          AOI21\_X1 \ g3926 \ (.\,A1 \ (\,state\,[\,6\,]\,\,)\,\,,\ .A2 \ (\,n\,\_56\,)\,\,,\ .B \ (\,n\,\_66\,)\,\,,\ .ZN \ (\,n\,\_120\,)\,)\,;
186
          OAI22\_X1 \ g3930 \, (.\,A1 \ (\,n\_33\,) \, , \ .A2 \ (\,n\_75\,) \, , \ .B1 \ (\,n\_2\,) \, , \ .B2 \ (\,n\_132\,) \, , \ .ZN
187
                  (n<sub>-87</sub>));
188
          DFFSNQ_X1 \state_reg[1] (.SN (1'b1), .CLK (clk_i), .D (n_86), .Q
189
                 (i2c_read_o)):
          AOI21\_X1 \ g3933 \left( \, .\, A1 \ \left( \, n\_50 \, \right) \, , \ \, .A2 \ \left( \, n\_85 \, \right) \, , \ \, .B \ \left( \, n\_73 \, \right) \, , \ \, .ZN \ \left( \, n\_105 \, \right) \, \right);
190
191
          NAND2\_X1 \ g3937 \ (\, .\, A1 \ (\, n\, \_83\, ) \ , \quad .\, A2 \ (\, n\, \_82\, ) \ , \quad .\, ZN \ (\, n\, \_84\, ) \, ) \, ;
          INV_X1 g3938 (.I (n_104), .ZN (n_81));
192
193
          NAND4\_X1 \ g3911 \ (.A1 \ (n\_79) \ , \ .A2 \ (n\_51) \ , \ .A3 \ (n\_59) \ , \ .A4 \ (n\_49) \ , \ .ZN
194
                 (n_80));
          INV_X1 g3958(.I (n_78), .ZN (n_122));
195
196
          OAI22\_X1 \ g3932 \ (\, .\, A1 \ (\, n\, \_29\,) \ , \ .\, A2 \ (\, n\, \_76\,) \ , \ .\, B1 \ (\, n\, \_6\,) \ , \ .\, B2 \ (\, n\, \_132\,) \ , \ .\, ZN
                  (n_-77));
197
198
          NOR2_X1 g3939 (.A1 (n_32), .A2 (n_75), .ZN (n_104));
199
          AOI21_X1 g3943 (.A1 (n_70), .A2 (n_72), .B (n_42), .ZN (n_74));
          INV_X1 g3947 (.I (n_82), .ZN (n_98));
200
          NOR3_X1 g3959 (.A1 (n_28), .A2 (raw_buffer[7]), .A3 (n_76), .ZN
201
202
                  (n<sub>-</sub>78));
203
          INV_X1 g3941(.I (n_94), .ZN (n_95));
          NOR3\_X1 \ g3944 \left( .\,A1 \ \left( \, n\_72 \, \right) \, , \ .\,A2 \ \left( \, n\_71 \, \right) \, , \ .\,A3 \ \left( \, n\_65 \, \right) \, , \ .ZN \ \left( \, n\_73 \, \right) \right);
204
205
          NOR2\_X1 \ g3948 \left( \, .\, A1 \ \left( \, n\, \_70 \, \right) \, , \ \ .A2 \ \left( \, i\, 2\, c\, \_\, b\, u\, s\, y\, \_\, i\, \right) \, , \ \ .ZN \ \left( \, n\, \_82 \, \right) \right);
          NOR2_X1 g3950 (.A1 (n_70), .A2 (n_71), .ZN (n_86));
206
          NAND2_X1 g3951(.A1 (i2c_command_byte_o[4]), .A2 (n_67), .ZN (n_69));
207
208
          NOR2\_X1 \ g3955 \ (\, .\, A1 \ (\, n\_67 \,) \,\,, \quad .\, A2 \ (\, r\, es\, et\, \_i \,) \,\,, \quad .ZN \ (\, n\_68 \,) \,) \,;
209
          INV_X1 g3961(.I (n_79), .ZN (n_66));
210
          NAND3_X1 g3942 (.A1 (n_63), .A2 (state[3]), .A3 (n_65), .ZN (n_94));
211
          NAND2_X1 g3946 (.A1 (raw_buffer[7]), .A2 (n_60), .ZN (n_75));
          NAND2_X1 g3949 (.A1 (n_63), .A2 (i2c_data_out_valid_i), .ZN (n_64));
212
213
          NAND3\_X1 \ g3962 \ (\, .\, A1 \ (\, state \, [\, 6\, ]\, \,) \ , \quad .A2 \ (\, state \, [\, 5\, ]\, \,) \ , \quad .A3 \ (\, n\, \_43\, ) \ , \quad .ZN
214
                 (n<sub>-</sub>79));
215
          DFFSNQ_X1 \state_reg[0] (.SN (1'b1), .CLK (clk_i), .D (n_47), .Q
216
                 (i2c_write_o));
217
          NOR2_X1 g3952 (.A1 (n_45), .A2 (n_52), .ZN (n_62));
          INV_X1 g3953 (.I (n_132), .ZN (n_61));
218
          NAND2_X1 g3966 (.A1 (n_58), .A2 (state [4]), .ZN (n_70));
219
220
          INV\_X1 \ g3968 \left( \ . \ I \ \left( \ n\_60 \right) , \ \ .ZN \ \left( \ n\_76 \right) \right);
221
          INV_X1 g3970 (.I (n_101), .ZN (n_67));
222
          OAI21\_X1 \ g3972 \ (.\,A1 \ (n\_83\,) \ , \ .A2 \ (n\_15\,) \ , \ .B \ (n\_58\,) \ , \ .ZN \ (n\_59\,)) \ ;
223
          INV_X1 g3973 (.I (n_63), .ZN (n_72));
224
          NAND3\_X1 \ g3977 \ (.A1 \ (n\_58) \ , \ .A2 \ (n\_36) \ , \ .A3 \ (i2c\_write\_done\_i) \ , \ .ZN
225
                 (n 57)):
226
          NAND2\_X1 \ g3954 \ (\, .\, A1 \ (\, n\_41\,) \ , \ .\, A2 \ (\, n\_18\,) \ , \ .\, ZN \ (\, n\_132\,) \,) \,;
227
          NOR4_X1 g3956 (.A1 (state[5]), .A2 (i2c_write_o), .A3 (error_led_o),
                 .A4 (n_31), .ZN (n_56));
228
229
          NOR3_X1 g3957 (.A1 (n_53), .A2 (n_40), .A3 (reset_i), .ZN (n_55));
230
          NOR3\_X1 \ g3960 \left( .\,A1 \ \left( \, n\_53 \, \right) \,, \ .\,A2 \ \left( \, n\_52 \, \right) \,, \ .\,A3 \ \left( \, i\, 2\, c\_b\, u\, s\, y\_i \, \right) \,, \ .\,ZN \ \left( \, n\_54 \, \right) \right);
231
          NOR3\_X1 \ g3964 \left( \, .\, A1 \ \left( \, n\_44 \, \right) \, , \ \ .\, A2 \ \left( \, n\_71 \, \right) \, , \ \ .A3 \ \left( \, n\_16 \, \right) \, , \ \ .ZN \ \left( \, n\_85 \, \right) \, \right);
232
          OR4_X1 g3965 (.A1 (n-46), .A2 (n-50), .A3 (n-71), .A4 (n-38), .Z
233
                 (n<sub>-</sub>51));
234
          NOR2_X1 g3967 (.A1 (n_48), .A2 (n_71), .ZN (n_109));
235
          NOR2_X1 g3969 (.A1 (n_35), .A2 (n_49), .ZN (n_60));
236
          NOR2\_X1 \ g3971 \ (\, .\, A1 \ (\, n\, \_24\, ) \ , \ .\, A2 \ (\, n\, \_48\, ) \ , \ .\, ZN \ (\, n\, \_101\, ) \, ) \, ;
237
          NOR2\_X1 \ g3974 \ (\, .\, A1 \ (\, n\, \_53\, ) \ , \ .\, A2 \ (\, n\, \_50\, ) \ , \ .\, ZN \ (\, n\, \_63\, ) \, ) \, ;
238
          NOR3\_X1 \ g3976 \ (\,.\,A1 \ (\,n\,\_46\,)\,\,,\ .\,A2 \ (\,state\,[\,6\,]\,)\,\,,\ .\,A3 \ (\,n\,\_52\,)\,\,,\ .\,ZN \ (\,n\,\_47\,)\,)\,;
239
          AOI21_X1 g3978 (.A1 (n_39), .A2 (i2c_busy_i), .B (n_34), .ZN (n_45));
          INV_X1 g3984 (.I (n_44), .ZN (n_58));
240
241
          NOR4_X1 g3986 (.A1 (i2c_read_o), .A2 (n_11), .A3 (i2c_write_o), .A4
242
                 (n_{52}), .ZN (n_{43});
243
          NOR4\_X1 \ g3963 \ (.A1 \ (n\_26) \ , \ .A2 \ (n\_50) \ , \ .A3 \ (state \ [6] \ ) \ , \ .A4 \ (n\_42) \ , \ .ZN
244
                 (n<sub>-</sub>110));
          NAND3_X1 g3979 (.A1 (n_37), .A2 (n_40), .A3 (state[6]), .ZN (n_41));
245
```

```
NAND2\_X1 \ g3980 \ (\, .\, A1 \ (\, n\_39 \,) \ , \ .\, A2 \ (\, n\_38 \,) \ , \ .\, ZN \ (\, n\_48 \,) \,) \,;
246
247
           NAND2\_X1 \ g3982 \ (\, .\, A1 \ (\, n\, \_37\,) \ , \ .\, A2 \ (\, n\, \_36\,) \ , \ .\, ZN \ (\, n\, \_49\,) \,) \,;
           NAND2_X1 g3983 (.A1 (n_39), .A2 (state[6]), .ZN (n_53));
248
249
           NAND2_X1 g3985(.A1 (n_37), .A2 (n_35), .ZN (n_44));
           INV_X1 g3988 (. I (n_39), .ZN (n_46));
250
251
           NOR4_X1 g3994 (.A1 (n_30), .A2 (state [6]), .A3 (i2c_rxak_i), .A4
                   (i2c_arb_lost_i), .ZN (n_34));
252
253
           NOR2_X1 g3981 (.A1 (n_23), .A2 (n_32), .ZN (n_33));
254
           NAND2_X1 g3987 (.A1 (i2c_read_o), .A2 (n_36), .ZN (n_31));
255
           NOR2_X1 g3989 (.A1 (n_30), .A2 (state[5]), .ZN (n_39));
           NOR2_X1 g3990 (.A1 (n_30), .A2 (n_25), .ZN (n_37));
256
257
           NAND2\_X1 \ g4000 \ (\ .A1 \ (\ n\_50\ )\ , \ \ .A2 \ (\ n\_19\ )\ , \ \ .ZN \ (\ n\_52\ )\ )\ ;
           OAI21\_X1 \ g3975 \left( .A1 \ (n_{-}28) \, , \ .A2 \ (n_{-}27) \, , \ .B \ (n_{-}10) \, , \ .ZN \ (n_{-}29) \right);
258
259
           NAND3\_X1 \ g3991 \ (\, .\, A1 \ (\, n\_25 \,) \,\,, \ .\, A2 \ (\, n\_21 \,) \,\,, \ .\, A3 \ (\, i\, 2\, c\_w\, rite\_o \,) \,\,, \ .\, ZN \ (\, n\_26 \,) \,) \,;
260
           AOI22_X1 g3995 (.A1 (n_20), .A2 (raw_buffer[2]), .B1 (n_129), .B2
                   (raw_buffer[1]), .ZN (n_123));
261
262
           NOR2-X1 g3996 (.A1 (n-24), .A2 (reset_i), .ZN (n-36));
           INV_X1 g3998 (.I (n_22), .ZN (n_23));
263
           NAND2\_X1 \ g3997 \ (\, .\, A1 \ (\, n\, \_21\, ) \ , \ .\, A2 \ (\, n\, \_5\, ) \ , \ .\, ZN \ (\, n\, \_30\, ) \, ) \, ;
264
265
           NAND2\_X1 \ g3999 \ (\ .A1 \ (\ n\_20\ )\ , \ \ .A2 \ (\ n\_129\ )\ , \ \ .ZN \ (\ n\_22\ )\ )\ ;
           INV_X1 g4003(.I (n_24), .ZN (n_40));
INV_X1 g4013(.I (n_71), .ZN (n_19));
266
267
268
           NAND4_X1 g3992 (.A1 (raw_buffer [6]), .A2 (raw_buffer [4]), .A3
269
                  (raw_buffer[5]), .A4 (raw_buffer[3]), .ZN (n_32));
270
           OR4_X1 g3993 (.A1 (raw_buffer [5]), .A2 (raw_buffer [3]), .A3
                   (raw\_buffer[6]), .A4 (raw\_buffer[4]), .Z (n_28));
271
272
           NOR2\_X1 \ g4001 \ (.A1 \ (n\_8) \ , \ .A2 \ (i2c\_arb\_lost\_i) \ , \ .ZN \ (n\_65));
           NOR2\_X1 \ g4005 \ (.\,A1 \ (\,n\_9\,) \ , \ .A2 \ (\,n\_129\,) \ , \ .ZN \ (\,n\_27\,) \,) \,;
273
           INV_X1 g4010 (.I (n_83), .ZN (n_42));
274
275
           NAND2\_X1 \ g4014 \ (.A1 \ (state \ [\ 3\ ]\ )\ , \ .A2 \ (n\_18\ )\ , \ .ZN \ (n\_71\ ))\ ;
276
           NAND2\_X1 \ g4004 \ (\, .\, A1 \ (\, n\, \_50\, ) \ , \ .\, A2 \ (\, n\, \_17\, ) \ , \ .\, ZN \ (\, n\, \_24\, ) \, ) \, ;
           NOR2\_X1 \ g4002 \ (.A1 \ (raw\_buffer \ [\ 1\ ]\ ) \ , \ .A2 \ (raw\_buffer \ [\ 0\ ]\ ) \ , \ .ZN \ (n\_20\ ));
277
278
           NAND2\_X1 \ g4007 \ (.A1 \ (raw\_buffer [ \ \ \ \ \ \ ]) \ , \ .A2 \ (raw\_buffer [ \ \ \ \ \ \ )) \ , \ .ZN \ (n\_100));
279
           NOR2_X1 g4009 (.A1 (state [6]), .A2 (i2c_busy_i), .ZN (n_38));
280
           NOR2_X1 g4006 (.A1 (i2c_read_o), .A2 (error_led_o), .ZN (n_21));
           NOR2\_X1 \ g4008 \ (.\,A1 \ (i\,2\,c\,\_r\,x\,a\,k\,\_i\,)\,, \ .A2 \ (i\,2\,c\,\_a\,r\,b\,\_l\,o\,s\,t\,\_i\,)\,, \ .ZN \ (n\,\_16\,))\,;
281
282
           NOR2\_X1 \ g4011 \, (\, .\, A1 \ (\, state \, [\, 3\, ]\, )\, , \ .\, A2 \ (\, reset\_i \, )\, , \ .ZN \ (\, n\_83 \, )\, )\, ;
283
           NOR2_X1 g4012 (.A1 (state [4]), .A2 (reset_i), .ZN (n_15));
284
           INV_X1 g4029 (.I (led_o[6]), .ZN (n_14));
           INV_X1 g4030(.I (led_o[3]), .ZN (n_13));
INV_X1 g4027(.I (led_o[5]), .ZN (n_12));
286
287
           INV\_X1 \ g4031 \, (\, .\, I \ (\, e\, r\, r\, o\, r\, \_l\, e\, d\, \_o\, )\, \, , \ .\, ZN \ (\, n\, \_11\, )\, )\, ;
           INV\_X1 \ g4026 \, (\, .\, I \ (\, state \, [\, 6\, ]\, )\, , \ .\, ZN \ (\, n\, \_35\, )\, )\, ;
288
289
           INV\_X1 \ g4016 \, (\, .\, I \ (\, raw\_buffer \, [\, 7\, ]\, )\, , \ .ZN \ (\, n\_10\, )\, )\, ;
290
           INV\_X1 \ g4023 \, (\, .\, I \ (\, raw\_buffer \, [\, {\color{red} 1} \, ] \, ) \, , \ .ZN \ (\, n\_9 \, ) \, ) \, ;
291
           INV_X1 g4034(.I (i2c_rxak_i), .ZN (n_8));
292
           INV\_X1 \ g4032 \ (.\ I \ (led\_o \ [2]) \ , \ .ZN \ (n\_7));
293
           INV\_X1 \ g4019 \, (\, . \, I \ (\, state \, [\, 5\, ]\, ) \, , \ .ZN \ (\, n\, \_25\, ) \, ) \, ;
294
           INV\_X1 \ g4015 \, (\, .\, I \ (\, led\_o \, [\, 0\, ]\, )\, , \ .ZN \ (\, n\_6\, )\, )\, ;
295
           INV\_X1 \ g4035 \, (\, .\, I \ (\, r\, e\, s\, e\, t\, \_i\, )\, , \ .\, ZN \ (\, n\, \_1\, 8\, )\, )\, ;
296
           INV\_X1 \ g4028 \left( \ . \ I \ \left( \ raw\_buffer \left[ \ {}^{2} \ \right] \ \right) \ , \ \ .ZN \ \left( \ n\_129 \ \right) \right);
297
           INV_X1 g4017(.I (i2c_write_o), .ZN (n_5));
298
           INV_X1 g4024 (.I (i2c_command_byte_o[6]), .ZN (n_4));
299
           INV_X1 g4021(.I (i2c_slave_addr_o[7]), .ZN (n_3));
300
           INV\_X1 \ g4022 \left( \ . \ I \ \left( \ state \left[ \ 4 \ \right] \ \right) \ , \ \ .ZN \ \left( \ n\_50 \ \right) \right);
301
           INV\_X1 \ g4025 \, (\, .\, I \ (\, state \, [\, 3\, ]\, )\, , \ .ZN \ (\, n\, \_17\, )\, )\, ;
           INV\_X1 \ g4020 \, (\, .\, I \ (\, led\_o \, [\, 8\, ]\, )\, , \ .\, ZN \ (\, n\_2 \, )\, )\, ;
302
          INV_X1 g4033(.I (led_o[7]), .ZN (n-1));
INV_X1 g4018(.I (led_o[1]), .ZN (n-0));
303
304
305
        endmodule
```