Digital Bubble Level - Cadence RTL Synthesis

Vladislav Pomogaev - 26951160

October 10, 2021

1 Introduction

2 Outputs of RTL Compiler




Figure 1:




Figure 2:

3 Outputs of RTL Compiler

3.1 Reports

level_fsm_area.rpt

Generated by: Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
Generated on: Oct 10 2021 08:38:55 pm
Module: level_fsm
Technology library: NanGate_15nm_OCL revision 1.0
Operating conditions: worst_low (balanced_tree)
Wireload mode: enclosed
Area mode: timing library

Instance	Cells	Cell Area	Net Area	Total Area	Wireload
level_fsm	170	68	0	68	<none> (D)</none>

(D) = wireload is default in technology library

level_fsm_gates.rpt

Generated by: Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
Generated on: Oct 10 2021 08:38:55 pm
Module: level_fsm
Technology library: NanGate_15nm_OCL revision 1.0
Operating conditions: worst_low (balanced_tree)
Wireload mode: enclosed
Area mode: timing library

$_{ m Gate}$	Instances	Area	Library
AOI21_X1	7	2.064	NanGate_15nm_OCL
AOI22_X1	11	3.785	NanGate_15nm_OCL

9 2	3.097 0.885	NanGate_15nm_OCL NanGate_15nm_OCL
9	3.097	$NanGate_15nm_OCL$
4	1.180	NanGate_15nm_OCL
6	2.064	$NanGate_15nm_OCL$
7	2.064	$NanGate_15nm_OCL$
29	5.702	$NanGate_15nm_OCL$
2	0.688	$NanGate_15nm_OCL$
6	1.769	NanGate_15nm_OCL
24	4.719	$NanGate_15nm_OCL$
36	5.308	$NanGate_15nm_OCL$
19	24.281	$NanGate_15nm_OCL$
8	10.224	NanGate_15nm_OCL
	19 36 24 6 2 29 7 6	19 24.281 36 5.308 24 4.719 6 1.769 2 0.688 29 5.702 7 2.064 6 2.064

$_{\mathrm{Type}}$	Instances	Area	Area %		
sequential	27	34.505	50.9		
inverter	36	5.308	7.8		
logic	107	28.017	41.3		
total	170	67.830	100.0		

$level_fsm_power.rpt$

Encounter(R) RTL Compiler RC14.13 - v14.10 - s027_1 Generated by:

Generated on: Oct 10 2021 08:38:55 pm

level_fsm Module:

Technology library: $NanGate_15nm_OCL\ revision\ 1.0$

Operating conditions: worst_low (balanced_tree) Wireload mode: enclosed

Area mode: timing library

Total Leakage Dynamic ${\tt Instance \ Cells \ Power(nW) \ Power(nW) \ Power(nW)}$

51.137 9019.221 9070.358

$level_fsm_timing.rpt$

Generated by: Encounter(R) RTL Compiler RC14.13 - $v14.10 - s027_{-1}$

Generated on: Oct 10 2021 08:38:55 pm

Module: $level_fsm$

Technology library: NanGate_15nm_OCL revision 1.0

Operating conditions: Wireload mode: ${\tt worst_low} \ (\, {\tt balanced_tree} \,)$

enclosed Area mode: timing library

Pin	Туре	Fanout		Slew (ps)	Delay (ps)	Arrival (ps)	
(clock clk)	launch					0	R
state_reg[2]/CLK				0		0	\mathbf{R}
state_reg[2]/Q	DFFSNQ_X1	4	2.6	5	+15	15	F
g4006/A2					+0	15	
g4006/ZN	NOR2_X1	2	1.9	6	+6	21	\mathbf{R}
g3997/A1					+0	21	
g3997/ZN	NAND2_X1	3	2.4	7	+6	27	F
g3989/A1					+0	27	
g3989/ZN	NOR2_X1	4	4.1	12	+9	36	R
g3983/A1					+0	36	
g3983/ZN	NAND2_X1	3	2.4	8	+7	43	F
g3974/A1					+0	43	
g3974/ZN	NOR2_X1	3	3.0	10	+8	50	\mathbf{R}
g3942/A1					+0	50	
g3942/ZN	NAND3_X1	9	8.0	27	+17	67	F
g3941/I					+0	67	
g3941/ZN	INV_X1	8	8.0	18	+16	83	R

```
g3912/A1
                                                           83
                      AOI22_X1
g3912/ZN
                                     1 0.8
                                                    +6
                                                           89 F
g3890/A1
                                                    +0
                                                           89
g3890/ZN
                      NOR2 X1
                                     1 0.6
                                                           93 R
raw_buffer_reg[0]/D
                      DFFRNQ_X1
                                                    +0
                                                           93
                                                          101 R
raw_buffer_reg[0]/CLK
                                                    +9
                     setup
------
                                                          - - -
(clock clk)
                                                         10000 R
                      capture
           : 'clk' (path_group 'clk')
Cost Group
Timing slack :
               9899\,\mathrm{ps}
```

Start-point : state_reg[2]/CLK : raw_buffer_reg[0]/D End-point

Mapped Verilog 3.2

level_fsm_map.v

```
// Generated by Cadence Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
3
    // Verification Directory fv/level_fsm
5
    module level_fsm(clk_i, reset_i, i2c_busy_i, i2c_rxak_i,
         i2c\_arb\_lost\_i\ ,\ i2c\_write\_done\_i\ ,\ i2c\_data\_out\_valid\_i\ ,
8
         i2c_data_out_i , i2c_write_o , i2c_read_o , i2c_slave_addr_o ,
9
         i2c_din_o, i2c_command_byte_o, i2c_num_bytes_o, error_led_o,
10
         led_o);
11
      i2c_write_done_i , i2c_data_out_valid_i ;
13
      input [7:0] i2c_data_out_i;
      output i2c_write_o , i2c_read_o , error_led_o;
14
      output [7:0] i2c_slave_addr_o, i2c_din_o, i2c_command_byte_o,
15
16
          i2c_num_bytes_o;
      output [8:0] led_o;
17
      wire clk_i, reset_i, i2c_busy_i, i2c_rxak_i, i2c_arb_lost_i,
18
          i2c_write_done_i, i2c_data_out_valid_i;
19
20
      wire [7:0] i2c_data_out_i:
21
       \begin{tabular}{ll} wire & i2c\_write\_o \ , & i2c\_read\_o \ , & error\_led\_o \ ; \end{tabular} 
22
      23
           i2c_num_bytes_o;
      wire [8:0] led_o;
25
      wire [6:0] state;
       \begin{tabular}{ll} wire & [\,7:0\,] & raw\_buffer; \end{tabular}
26
27
      wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
28
      wire n_-8, n_-9, n_-10, n_-11, n_-12, n_-13, n_-14, n_-15;
      wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
29
30
      wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
      wire n_{-}32, n_{-}33, n_{-}34, n_{-}35, n_{-}36, n_{-}37, n_{-}38, n_{-}39;
31
32
      wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
33
      34
      35
      wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
      wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
      wire n_{-}80, n_{-}81, n_{-}82, n_{-}83, n_{-}84, n_{-}85, n_{-}86, n_{-}87;
37
      38
      wire n_{-}96, n_{-}97, n_{-}98, n_{-}99, n_{-}100, n_{-}101, n_{-}102, n_{-}103;
39
40
      wire n_104, n_105, n_106, n_107, n_108, n_109, n_110, n_111;
      wire n_112, n_113, n_114, n_115, n_116, n_117, n_118, n_119;
      wire n_120, n_121, n_122, n_123, n_124, n_125, n_126, n_127;
      43
44
      wire n_136, n_137, n_138, n_139, n_140, n_142, n_143;
45
      assign i2c_num_bytes_o[0] = 1'b0;
46
      assign i2c_num_bytes_o[1] = i2c_slave_addr_o[7];
47
      assign i2c_num_bytes_o[2] = 1'b0;
48
      assign i2c_num_bytes_o[3] = 1'b0;
49
      assign i2c_num_bvtes_o[4] = 1'b0;
      assign i2c_num_bytes_o[5] = 1'b0;
50
51
      assign i2c_num_bytes_o[6] = 1'b0;
52
      assign i2c_num_bytes_o[7] = 1'b0;
      assign\ i2c\_command\_byte\_o\left[\begin{smallmatrix} 0 \end{smallmatrix}\right]\ =\ i2c\_slave\_addr\_o\left[\begin{smallmatrix} 7 \end{smallmatrix}\right];
```

```
assign i2c_command_byte_o[1] = i2c_command_byte_o[6];
54
55
        assign \ i2c\_command\_byte\_o\left[\begin{smallmatrix} 2 \end{smallmatrix}\right] \ = \ i2c\_command\_byte\_o\left[\begin{smallmatrix} 4 \end{smallmatrix}\right];
56
        assign i2c_{command\_byte\_o}[3] = i2c_{slave\_addr\_o}[7];
 57
        assign i2c\_command\_byte\_o[5] = i2c\_slave\_addr\_o[7];
        assign i2c_command_byte_o[7] = 1'b0;
 58
        assign i2c_din_o[0] = 1'b0:
59
 60
        assign i2c_din_o[1] = 1'b0;
61
        assign i2c_din_o[2] = 1'b0;
        assign i2c_din_o[3] = 1'b0;
 62
 63
        assign i2c_din_o[4] = 1'b0;
        assign i2c_din_o[5] = 1'b0;
 64
 65
        assign i2c_din_o[6] = 1'b0;
        assign i2c_din_o[7] = 1'b0;
66
 67
        assign i2c_slave_addr_o[0] = 1'b0;
 68
        assign i2c\_slave\_addr\_o[1] = 1'b0;
        assign i 2 c_s lave_a d dr_o [2] = 1'b0;
 69
 70
        assign i2c_slave_addr_o[3] = 1'b0;
 71
        assign i2c_slave_addr_o[4] = i2c_slave_addr_o[7]:
 72
        assign i2c\_slave\_addr\_o[5] = 1'b0;
 73
        assign i2c\_slave\_addr\_o[6] = i2c\_slave\_addr\_o[7];
        DFFSNQ_X1 \state_reg[3] (.SN (1'b1), .CLK (clk_i), .D (n_143), .Q
 74
 75
              (state[3]));
 76
        NAND3\_X1 \ g3867 \ (.A1 \ (n\_120) \ , \ .A2 \ (n\_142) \ , \ .A3 \ (n\_105) \ , \ .ZN \ (n\_143)) \ ;
        NOR4\_X1 \ g3869 \left( .\,A1 \ \left( \, n\_140 \, \right) \,, \ .\,A2 \ \left( \, n\_68 \, \right) \,, \ .\,A3 \ \left( \, n\_110 \, \right) \,, \ .\,A4 \ \left( \, n\_54 \, \right) \,, \ .\,ZN
 77
78
              (n_142):
        79
 80
              (n_139), .Q (i2c_command_byte_o[6]);
        NAND2_X1 g3898 (.A1 (n_138), .A2 (n_57), .ZN (n_140));
 81
 82
        DFFSNQ\_X1 \ \backslash \ state\_reg \ [4] \ (.SN \ (1'b1) \, , \ .CLK \ (clk\_i) \, , \ .D \ (n\_135) \, , \ .Q
83
              (state [4]));
        DFFSNQ\_X1 \ \backslash led\_o\_reg \ [5] \ (.SN \ (1'b1) \, , \ .CLK \ (clk\_i) \, , \ .D \ (n\_131) \, , \ .Q
 84
 85
              (led_o[5]));
        86
 87
              (n_134), .Q (i2c_slave_addr_o[7]);
 88
        DFFSNQ_X1 \led_o_reg[7] (.SN (1'b1), .CLK (clk_i), .D (n_133), .Q
              (led_o[7]));
 89
         DFFSNQ\_X1 \ \backslash led\_o\_reg \left[ 4 \right] \ \left( .SN \ \left( 1'b1 \right), \ .CLK \ \left( clk\_i \right), \ .D \ \left( n\_136 \right), \ .Q 
90
91
              (led_o[4]));
 92
        93
              (led_o[1]));
         DFFSNQ\_X1 \setminus led\_o\_reg [3] \ (.SN \ (1'b1), \ .CLK \ (clk\_i), \ .D \ (n\_128), \ .Q 
94
95
              (led_o[3]));
96
        97
              .Q (raw_buffer[7]));
        DFFRNQ_X1 \raw_buffer_reg[1] (.RN (1'b1), .CLK (clk_i), .D (n_118),
98
99
              .Q (raw_buffer[1]));
        DFFRNQ_X1 \raw_buffer_reg[2] (.RN (1'b1), .CLK (clk_i), .D (n_117),
100
              .Q (raw_buffer[2]));
101
102
         DFFRNQ\_X1 \ \backslash raw\_buffer\_reg \left[ \ 3 \ \right] \ \left( \ .RN \ \left( \ 1 \ 'b1 \right) \right., \ \ .CLK \ \left( \ clk\_i \ \right), \ \ .D \ \left( \ n\_116 \right), 
103
              .Q (raw_buffer[3]));
104
        105
              .Q (raw_buffer[4]));
        106
107
              .Q (raw_buffer[5]));
108
        DFFRNQ_X1 \raw_buffer_reg[6] (.RN (1'b1), .CLK (clk_i), .D (n_113),
109
              .Q (raw_buffer [6]));
        DFFRNQ_X1 \raw_buffer_reg[0] (.RN (1'b1), .CLK (clk_i), .D (n_119),
110
111
              .Q (raw_buffer[0]));
        DFFSNQ_X1 \state_reg[6] (.SN (1'b1), .CLK (clk_i), .D (n_121), .Q
112
              (state[6]));
113
114
        DFFSNQ_X1 \led_o_reg[6] (.SN (1'b1), .CLK (clk_i), .D (n_125), .Q
115
              (led_o[6]));
        OAI22_X1 g3904 (.A1 (n_107), .A2 (reset_i), .B1 (n_4), .B2 (n_71), .ZN
116
117
             (n<sub>-</sub>139));
118
         DFFSNQ\_X1 \setminus led\_o\_reg[2] \quad (.SN \quad (1'b1), \quad .CLK \quad (clk\_i), \quad .D \quad (n\_124), \quad .Q 
119
              (led_o[2]));
120
        AOI22_X1 g3921 (.A1 (n_99), .A2 (n_83), .B1 (state [4]), .B2 (n_109),
121
              .ZN (n<sub>-</sub>138));
        OAI22_X1 g3922 (.A1 (n_127), .A2 (n_129), .B1 (n_0), .B2 (n_132), .ZN
122
123
              (n<sub>-</sub>137));
        OAI21\_X1 \ g3899 \ (\, .\, A1 \ (\, n\, \_22\,) \ , \ .\, A2 \ (\, n\, \_122\,) \ , \ .\, B \ (\, n\, \_112\,) \ , \ .\, ZN \ (\, n\, \_136\,) \,) \ ;
124
125
        NAND2\_X1 \ g3883 \ (\, .\, A1 \ (\, n\_111 \, ) \ , \ .\, A2 \ (\, n\_76 \, ) \ , \ .\, ZN \ (\, n\_135 \, ) \, ) \, ;
126
        AOI21_X1 g3901 (.A1 (n_3), .A2 (n_102), .B (reset_i), .ZN (n_134));
        OAI22\_X1 \ g3902 \, (\,.\,A1 \ (\,n\_130\,) \,\,, \ .A2 \ (\,raw\_buffer\,[\, 2\,] \,) \,\,, \ .B1 \ (\,n\_1\,) \,\,, \ .B2
127
```

```
(n_132), .ZN (n_133);
128
129
          OAI22\_X1 \ g3903 \ (.A1 \ (n\_130) \ , \ .A2 \ (n\_129) \ , \ .B1 \ (n\_12) \ , \ .B2 \ (n\_132) \ , \ .ZN
130
                  (n<sub>-</sub>131));
131
          DFFSNQ_X1 \state_reg[2] (.SN (1'b1), .CLK (clk_i), .D (n_106), .Q
132
                 (error_led_o));
          DFFSNQ_X1 \i2c_command_byte_o_reg[2] (.SN (1'b1), .CLK (clk_i), .D
133
134
                  (n_108), .Q (i2c_command_byte_o[4]));
135
          OAI22\_X1 \ g3920 \ (.A1 \ (n\_127) \ , \ .A2 \ (raw\_buffer \ [2]) \ , \ .B1 \ (n\_13) \ , \ .B2
                 \left( \, n_{-}132 \, \right) \, , \quad .ZN \  \, \left( \, n_{-}128 \, \right) \, \right) ;
136
          NOR2_X1 g3897 (.A1 (n_88), .A2 (reset_i), .ZN (n_126));
137
          OAI22\_X1 \ g3924 \left(.A1 \ (n\_123) \,, \ .A2 \ (n\_81) \,, \ .B1 \ (n\_14) \,, \ .B2 \ (n\_132) \,, \ .ZN
138
139
                  (n_125):
          OAI22_X1 g3934 (.A1 (n_123), .A2 (n_122), .B1 (n_7), .B2 (n_132), .ZN
140
141
                 (n<sub>-</sub>124));
          NAND2\_X1 \ g3910 \ (.\, A1 \ (\, n\_120 \,) \ , \ .A2 \ (\, n\_103 \,) \ , \ .ZN \ (\, n\_121 \,) \,) \,;
142
          NOR2\_X1 \ g3890 \ (.\, A1 \ (\, n\_97\,) \ , \ .A2 \ (\, reset\_i\,) \ , \ .ZN \ (\, n\_119\,)) \ ;
143
          NOR2\_X1 \ g3891 \ (.\,A1 \ (\,n\_96\,) \ , \ .A2 \ (\,reset\_i\,) \ , \ .ZN \ (\,n\_118\,) \,) \,;
144
          NOR2\_X1 \ g3892 \ (\, .\, A1 \ (\, n\, \_93\, ) \ , \ .\, A2 \ (\, r\, e\, s\, e\, t\, \_i\, ) \ , \ .\, ZN \ (\, n\, \_117\, )\, )\, ;
145
          NOR2\_X1 \ g3893 \ (\, .\, A1 \ (\, n\, \_92\,) \ , \ .\, A2 \ (\, r\, e\, s\, e\, t\, \_i\,) \ , \ .\, ZN \ (\, n\, \_116\,) \,) \,;
146
147
          NOR2\_X1 \ g3894 \ (\, .\, A1 \ (\, n\_90 \,) \ , \ .\, A2 \ (\, r\, e\, s\, e\, t\, \_i \,) \ , \ .\, ZN \ (\, n\, \_1\, 1\, 5 \,) \,) \,;
          NOR2\_X1 \ g3895 \ (\, .\, A1 \ (\, n\, \_91\, ) \ , \ .\, A2 \ (\, r\, e\, s\, e\, t\, \_i\, ) \ , \ .\, ZN \ (\, n\, \_114\, )\, )\, ;
148
149
          NOR2\_X1 g3896(.A1 (n_89), .A2 (reset_i), .ZN (n_113));
150
          AOI22_X1 g3923 (.A1 (n_27), .A2 (n_104), .B1 (led_o[4]), .B2 (n_61),
                  .ZN (n_112)):
151
152
          NOR4_X1 g3900 (.A1 (n_110), .A2 (n_62), .A3 (n_109), .A4 (n_74), .ZN
153
                 (n<sub>-</sub>111));
154
          OAI21_X1 g3928 (.A1 (n_69), .A2 (reset_i), .B (n_84), .ZN (n_108));
155
          AOI21\_X1 \ g3929 \left(.A1 \ (i2c\_command\_byte\_o \left[ \begin{array}{c} 6 \end{array} \right] \right), \ .A2 \ (n\_98) \, , \ .B \ (n\_101) \, ,
                 .ZN (n_107));
156
          DFFSNQ\_X1 \ \backslash \ state\_reg \ [5] \ (.SN \ (1'b1), \ .CLK \ (clk\_i), \ .D \ (n\_80), \ .Q
157
158
                 (state[5]));
159
           DFFSNQ\_X1 \ \backslash led\_o\_reg \ [8] \ (.SN \ (1'b1), \ .CLK \ (clk\_i), \ .D \ (n\_87), \ .Q 
160
                 (led_o[8]));
161
          NAND2_X1 g3909(.A1 (n_79), .A2 (n_105), .ZN (n_106));
           DFFSNQ\_X1 \setminus led\_o\_reg \left[ \begin{smallmatrix} 0 \end{smallmatrix} \right] \ \left( .\,SN \ \left( \begin{smallmatrix} 1 \end{smallmatrix} \right) \right), \ .CLK \ \left( \begin{smallmatrix} clk\_i \end{smallmatrix} \right), \ .D \ \left( \begin{smallmatrix} n\_77 \end{smallmatrix} \right), \ .Q 
162
                  (led_o[0]));
163
164
          NAND2\_X1 \ g3925 \ (\, .\, A1 \ (\, n\_100 \,) \ , \ .\, A2 \ (\, n\_104 \,) \ , \ .\, ZN \ (\, n\_130 \,) \,) \,;
165
          NOR3\_X1 \ g3927 \ (\, .\, A1 \ (\, n\_85\,) \ , \ .\, A2 \ (\, n\_86\,) \ , \ .\, A3 \ (\, n\_55\,) \ , \ .\, ZN \ (\, n\_103\,) \,) \,;
          AOI21-X1 g3931 (.A1 (n-17), .A2 (n-82), .B (n-101),
166
167
          NAND2\_X1 \ g3936 \ (.A1 \ (n\_100) \ , \ .A2 \ (n\_78) \ , \ .ZN \ (n\_127)) \ ;
          NAND2\_X1 \ g3940 \ ( \ .A1 \ ( \ n\_98 \ ) \ , \ \ .A2 \ ( \ n\_64 \ ) \ , \ \ .ZN \ ( \ n\_99 \ ) \ );
168
169
          AOI22-X1 g3912 (.A1 (n-95), .A2 (i2c-data-out-i[0]), .B1
170
                  171
          AOI22_X1 g3913 (.A1 (n_95), .A2 (i2c_data_out_i[1]), .B1
                 (\ raw\_buffer\ [\ 1\ ]\ )\ ,\quad .B2\ (\ n\_94\ )\ ,\quad .ZN\ (\ n\_96\ )\ );
172
173
          AOI22_X1 g3914 (.A1 (n_95), .A2 (i2c_data_out_i[2]), .B1
174
                 175
          AOI22_X1 g3915 (.A1 (n_95), .A2 (i2c_data_out_i[3]), .B1
176
                 (\ raw\_buffer\ [\ 3\ ]\ )\ ,\quad .B2\ (\ n\_94\ )\ ,\quad .ZN\ (\ n\_92\ )\ );
177
          AOI22_X1 g3916 (.A1 (n_95), .A2 (i2c_data_out_i[4]), .B1
178
                  (\ raw\_buffer\ [\ 4\ ]\ )\ ,\quad .B2\ (\ n\_94\ )\ ,\quad .ZN\ (\ n\_91\ )\ );
179
          AOI22_X1 g3917 (.A1 (n_95), .A2 (i2c_data_out_i[5]), .B1
                 \left( \, {\tt raw\_buffer} \, [ \, {\tt 5} \, ] \, \right) \, , \quad . \, {\tt B2} \, \, \left( \, {\tt n\_94} \, \right) \, , \quad . \, {\tt ZN} \, \, \left( \, {\tt n\_90} \, \right) \, \right) ;
180
          AOI22_X1 g3918 (.A1 (n_95), .A2 (i2c_data_out_i[6]), .B1
181
182
                  183
          AOI22_X1 g3919 (.A1 (n_95), .A2 (i2c_data_out_i[7]), .B1
                 (raw_buffer[7]), .B2 (n_94), .ZN (n_88));
184
          185
186
187
                  (n_-87);
188
          DFFSNQ_X1 \state_reg[1] (.SN (1'b1), .CLK (clk_i), .D (n_86), .Q
189
                  (i2c_read_o));
          AOI21_X1 g3933 (.A1 (n_50), .A2 (n_85), .B (n_73), .ZN (n_105));
190
191
          NAND2_X1 g3937 (.A1 (n_83), .A2 (n_82), .ZN (n_84));
192
          INV_X1 g3938 (.I (n_104), .ZN (n_81));
193
          NAND4\_X1 \ g3911 \left( \, .\, A1 \ \left( \, n\,\_79 \, \right) \, , \ \ .A2 \ \left( \, n\,\_51 \, \right) \, , \ \ .A3 \ \left( \, n\,\_59 \, \right) \, , \ \ .A4 \ \left( \, n\,\_49 \, \right) \, , \ \ .ZN
194
                 (n_80));
195
          INV_X1 g3958(.I (n_78), .ZN (n_122));
          OAI22_X1 g3932 (.A1 (n_29), .A2 (n_76), .B1 (n_6), .B2 (n_132), .ZN
196
197
                  (n<sub>-</sub>77));
          NOR2_X1 g3939 (.A1 (n_32), .A2 (n_75), .ZN (n_104));
198
199
          AOI21\_X1 \ g3943 \left( \, .\, A1 \ \left( \, n\_70 \, \right) \, , \ \, .A2 \ \left( \, n\_72 \, \right) \, , \ \, .B \ \left( \, n\_42 \, \right) \, , \ \, .ZN \ \left( \, n\_74 \, \right) \, \right);
200
          INV_X1 g3947 (.I (n_82), .ZN (n_98));
          NOR3_X1 g3959 (.A1 (n_28), .A2 (raw_buffer[7]), .A3 (n_76), .ZN
201
```

```
202
                  (n<sub>-</sub>78));
203
          INV_X1 g3941 (.I (n_94), .ZN (n_95));
204
          NOR3\_X1 \ g3944 \left( \, .\, A1 \ \left( \, n\,\_72 \, \right) \, , \ \ .\, A2 \ \left( \, n\,\_71 \, \right) \, , \ \ .\, A3 \ \left( \, n\,\_65 \, \right) \, , \ \ .ZN \ \left( \, n\,\_73 \, \right) \, \right);
205
           NOR2_X1 g3948 (.A1 (n_70), .A2 (i2c_busy_i), .ZN (n_82));
206
          NOR2_X1 g3950 (.A1 (n_70), .A2 (n_71), .ZN (n_86));
          NAND2\_X1 \ g3951 \ (.A1 \ (i2c\_command\_byte\_o \ [4]) \ , \ .A2 \ (n\_67) \ , \ .ZN \ (n\_69));
207
          NOR2\_X1 \ g3955 \ (.A1 \ (n\_67) \ , \ .A2 \ (reset\_i) \ , \ .ZN \ (n\_68)) \ ;
208
209
          INV_X1 g3961 (.I (n_79), .ZN (n_66));
210
          NAND3_X1 g3942 (.A1 (n_63), .A2 (state[3]), .A3 (n_65), .ZN (n_94));
          NAND2_X1 g3946 (.A1 (raw_buffer[7]), .A2 (n_60), .ZN (n_75));
211
212
          NAND2_X1 g3949 (.A1 (n_63), .A2 (i2c_data_out_valid_i), .ZN (n_64));
213
          NAND3\_X1 \ g3962 \ (.A1 \ (state \ [6]\ ) \ , \ .A2 \ (state \ [5]\ ) \ , \ .A3 \ (n\_43) \ , \ .ZN
                  (n<sub>-</sub>79));
214
215
          DFFSNQ\_X1 \setminus state\_reg\left[\begin{smallmatrix} 0 \end{smallmatrix}\right] \ (.SN\ (1'b1)\,, \ .CLK\ (clk\_i)\,, \ .D\ (n\_47)\,, \ .Q
216
                  (i2c_write_o));
           NOR2_X1 g3952 (.A1 (n_45), .A2 (n_52), .ZN (n_62));
217
218
          INV_X1 g3953 (.I (n_132), .ZN (n_61));
          NAND2_X1 g3966 (.A1 (n_58), .A2 (state [4]), .ZN (n_70));
219
          INV\_X1 \ g3968 \ (.\ I \ (n\_60) \ , \ .ZN \ (n\_76)) \ ;
220
221
          INV_X1 g3970 (.I (n_101), .ZN (n_67));
222
           OAI21\_X1 \ g3972 \ (.A1 \ (n\_83) \ , \ .A2 \ (n\_15) \ , \ .B \ (n\_58) \ , \ .ZN \ (n\_59));
223
          INV_X1 g3973 (.I (n_63), .ZN (n_72));
224
          NAND3_X1 g3977 (.A1 (n_58), .A2 (n_36), .A3 (i2c_write_done_i), .ZN
225
                 (n<sub>57</sub>)):
226
          NAND2_X1 g3954 (.A1 (n_41), .A2 (n_18), .ZN (n_132));
227
          NOR4_X1 g3956 (.A1 (state[5]), .A2 (i2c_write_o), .A3 (error_led_o),
228
                   .A4 (n_31), .ZN (n_56));
229
          NOR3\_X1 \ g3957 \ (\, .\, A1 \ (\, n\_53\,) \ , \ .\, A2 \ (\, n\_40\,) \ , \ .\, A3 \ (\, reset\_i \,) \ , \ .\, ZN \ (\, n\_55\,) \,) \ ;
230
          NOR3\_X1 \ g3960 \left( .\,A1 \ \left( \, n\,\_53 \, \right) \,, \ .\,A2 \ \left( \, n\,\_52 \, \right) \,, \ .\,A3 \ \left( \, i\,2\,c\,\_\,b\,u\,s\,y\,\_i \, \right) \,, \ .\,ZN \ \left( \, n\,\_54 \, \right) \right);
231
          NOR3\_X1 \ g3964 \ (\, .\, A1 \ (\, n\, \_44\, ) \ , \ .\, A2 \ (\, n\, \_71\, ) \ , \ .\, A3 \ (\, n\, \_16\, ) \ , \ .\, ZN \ (\, n\, \_85\, ) \ );
          OR4\_X1 \ g3965 \left( .\,A1 \ \left( \, n\_46 \, \right) \,, \ .\,A2 \ \left( \, n\_50 \, \right) \,, \ .\,A3 \ \left( \, n\_71 \, \right) \,, \ .\,A4 \ \left( \, n\_38 \, \right) \,, \ .\,Z
232
233
                  (n<sub>51</sub>));
          NOR2\_X1 \ g3967 \left( \, .\, A1 \ \left( \, n\, \_48 \, \right) \, , \ \ .A2 \ \left( \, n\, \_71 \, \right) \, , \ \ .ZN \ \left( \, n\, \_109 \, \right) \, \right);
234
235
          NOR2_X1 g3969 (.A1 (n_35), .A2 (n_49), .ZN (n_60));
236
          NOR2_X1 g3971 (.A1 (n_24), .A2 (n_48), .ZN (n_101));
          NOR2_X1 g3974(.A1 (n_53), .A2 (n_50), .ZN (n_63));
NOR3_X1 g3976(.A1 (n_46), .A2 (state[6]), .A3 (n_52), .ZN (n_47));
237
238
239
           AOI21_X1 g3978 (.A1 (n_39), .A2 (i2c_busy_i), .B (n_34), .ZN (n_45));
          INV_X1 g3984(.I (n_44), .ZN (n_58));
240
241
          NOR4_X1 g3986 (.A1 (i2c_read_o), .A2 (n_11), .A3 (i2c_write_o), .A4
242
                  (n<sub>-</sub>52), .ZN (n<sub>-</sub>43));
243
          NOR4_X1 g3963 (.A1 (n_26), .A2 (n_50), .A3 (state [6]), .A4 (n_42), .ZN
244
                  (n<sub>-</sub>110));
245
          NAND3_X1 g3979 (.A1 (n_37), .A2 (n_40), .A3 (state [6]), .ZN (n_41));
246
          NAND2\_X1 \ g3980 \ (\, .\, A1 \ (\, n\, \_39\, ) \ , \ .\, A2 \ (\, n\, \_38\, ) \ , \ .\, ZN \ (\, n\, \_48\, ) \, ) \, ;
247
          NAND2\_X1 \ g3982 \ (\, .\, A1 \ (\, n\, \_37\,) \ , \ .\, A2 \ (\, n\, \_36\,) \ , \ .\, ZN \ (\, n\, \_49\,) \,) \,;
248
          NAND2\_X1 \ g3983 \ (.\, A1 \ (\, n\_39\,) \ , \ .A2 \ (\, state \, [\, 6\,] \,) \ , \ .ZN \ (\, n\_53\,) \,) \,;
249
          NAND2\_X1 \ g3985 \ (\, .\, A1 \ (\, n\, \_37\,) \ , \quad .\, A2 \ (\, n\, \_35\,) \ , \quad .\, ZN \ (\, n\, \_44\,) \,) \ ;
          INV\_X1 \ g3988 \left( \ .\ I \ \left( \ n\_39 \right) \right, \ \ .ZN \ \left( \ n\_46 \right) \right);
250
251
          NOR4_X1 g3994 (.A1 (n_30), .A2 (state [6]), .A3 (i2c_rxak_i), .A4
252
                  (i2c_arb_lost_i), .ZN (n_34));
253
          NOR2_X1 g3981 (.A1 (n_23), .A2 (n_32), .ZN (n_33));
254
          NAND2_X1 g3987 (.A1 (i2c_read_o), .A2 (n_36), .ZN (n_31));
255
          NOR2\_X1 \ g3989 \ (\, .\, A1 \ (\, n\, \_30\, ) \ , \ .\, A2 \ (\, state \, [\, 5\, ] \, ) \ , \ .\, ZN \ (\, n\, \_39\, ) \, ) \, ;
256
          NOR2\_X1 \ g3990 \ (\, .\, A1 \ (\, n\, \_30\, ) \ , \ .\, A2 \ (\, n\, \_25\, ) \ , \ .\, ZN \ (\, n\, \_37\, ) \, ) \, ;
257
          NAND2\_X1 \ g4000 \ (\, .\, A1 \ (\, n\, \_50\, ) \ , \ .\, A2 \ (\, n\, \_19\, ) \ , \ .\, ZN \ (\, n\, \_52\, ) \, ) \, ;
           OAI21\_X1 \ g3975 \ (.\,A1 \ (n\_28) \ , \ .A2 \ (n\_27) \ , \ .B \ (n\_10) \ , \ .ZN \ (n\_29));
258
259
          NAND3\_X1 \ g3991 \ (.A1 \ (n\_25) \ , \ .A2 \ (n\_21) \ , \ .A3 \ (i2c\_write\_o) \ , \ .ZN \ (n\_26)) \ ;
          AOI22_X1 g3995 (.A1 (n_20), .A2 (raw_buffer[2]), .B1 (n_129), .B2
260
261
                  (raw_buffer[1]), .ZN (n_123));
262
          NOR2-X1 g3996 (.A1 (n-24), .A2 (reset-i), .ZN (n-36));
263
           INV_X1 g3998 (.I (n_22), .ZN (n_23));
264
          NAND2_X1 g3997 (.A1 (n_21), .A2 (n_5), .ZN (n_30));
265
          NAND2_X1 g3999 (.A1 (n_20), .A2 (n_129), .ZN (n_22));
          INV\_X1 \ g4003 \ ( \ . \ I \ \ ( \ n\_24 \ ) \ , \ \ .ZN \ \ ( \ n\_40 \ ) \ ) \ ;
266
          INV_X1 g4013(.I (n_71), .ZN (n_19));
267
268
          NAND4_X1 g3992 (.A1 (raw_buffer[6]), .A2 (raw_buffer[4]), .A3
                  (raw_buffer[5]), .A4 (raw_buffer[3]), .ZN (n_32));
269
          OR4_X1 g3993 (.A1 (raw_buffer[5]), .A2 (raw_buffer[3]), .A3
270
271
                  (raw_buffer[6]), .A4 (raw_buffer[4]), .Z (n_28));
          NOR2\_X1 \ g4001 \ (\,.\,A1 \ (\,n\_8\,) \ , \ .\,A2 \ (\,i\,2\,c\_a\,r\,b\_l\,o\,s\,t\_i\,) \ , \ .ZN \ (\,n\_6\,5\,) \,) \,;
272
273
          NOR2\_X1 \ g4005 \ (\, .\, A1 \ (\, n\_9 \,) \ , \ .\, A2 \ (\, n\_129 \,) \ , \ .\, ZN \ (\, n\_27 \,) \,) \,;
274
          INV_X1 g4010 (.I (n_83), .ZN (n_42));
          NAND2\_X1 \ g4014 \ (.A1 \ (state \ [\ 3\ ]\ )\ , \ .A2 \ (n\_18\ )\ , \ .ZN \ (n\_71\ ))\ ;
275
```

```
NAND2\_X1 \ g4004 \left( \, .\, A1 \ \left( \, n\_50 \, \right) \, , \ \ .A2 \ \left( \, n\_17 \, \right) \, , \ \ .ZN \ \left( \, n\_24 \, \right) \, \right);
276
277
            NOR2\_X1 \ g4002 \ (.\,A1 \ (\, raw\_buffer \, [\, \frac{1}{1}\, ]\, )\, , \ .A2 \ (\, raw\_buffer \, [\, \frac{0}{1}\, ]\, )\, , \ .ZN \ (\, n\_20\, )\, )\, ;
            NAND2\_X1 \ g4007 \ (.A1 \ (raw\_buffer \ [\ 1\ ]\ ) \ , \ .A2 \ (raw\_buffer \ [\ 0\ ]\ ) \ , \ .ZN \ (n\_100 \ ));
278
279
            NOR2\_X1 \ g4009 \ (.\,A1 \ (\,state\,[\,6\,]\,)\,\,, \quad .A2 \ (\,i\,2\,c\_b\,u\,s\,y\_i\,)\,\,, \quad .ZN \ (\,n\_3\,8\,)\,)\,;
280
            NOR2\_X1 \ g4006 \ (.A1 \ (i2c\_read\_o) \ , \ .A2 \ (error\_led\_o) \ , \ .ZN \ (n\_21));
281
            NOR2\_X1 \ g4008 \left( .A1 \ (i2c\_rxak\_i) \, , \ .A2 \ (i2c\_arb\_lost\_i) \, , \ .ZN \ (n\_16) \right);
            NOR2\_X1 \ g4011 \ (.A1 \ (state \ [3]) \ , \ .A2 \ (reset\_i) \ , \ .ZN \ (n\_83));
282
283
            NOR2\_X1 \ g4012 \, (\, .\, A1 \ (\, state \, [\, 4\, ]\, )\, , \ .\, A2 \ (\, reset\_i \, )\, , \ .\, ZN \ (\, n\_15\, )\, )\, ;
            INV_X1 g4029(.I (led_o[6]), .ZN (n_14));
INV_X1 g4030(.I (led_o[3]), .ZN (n_13));
284
285
            INV_X1 g4027 (.I (led_o[5]), .ZN (n_12));
286
287
            INV_X1 g4031(.I (error_led_o), .ZN (n_11));
            INV_X1 g4026(.I (state[6]), .ZN (n_35));
288
            INV\_X1 \ g4016 \, (\, .\, I \ (\, raw\_buffer \, [\, 7\, ]\, )\, , \ .ZN \ (\, n\_10\, )\, )\, ;
289
290
            INV_X1 g4023(.I (raw_buffer[1]), .ZN (n_9));
291
            INV_X1 g4034(.I (i2c_rxak_i), .ZN (n_8));
292
            INV\_X1 \ g4032 \left(.\ I \ \left( \ led\_o \left[ \ {}^{2} \right] \right) \right), \ .ZN \ \left( \ n\_7 \right) \right);
293
            INV\_X1 \ g4019 \left(.\ I \ \left(\ state \left[\ \begin{matrix} 5 \\ \end{matrix}\right]\ \right), \ .ZN \ \left(\ n\_25\ \right)\right);
           INV_X1 g4015(.I (led_o[0]), .ZN (n_6));
INV_X1 g4035(.I (reset_i), .ZN (n_18));
294
295
296
            INV\_X1 \ g4028 \left( \ . \ I \ \left( \ raw\_buffer \left[ \ {}^{2} \ \right] \ \right) \ , \ \ .ZN \ \left( \ n\_129 \ \right) \ \right);
297
            INV_X1 g4017 (.I (i2c_write_o), .ZN (n_5));
298
            INV_X1 g4024 (.I (i2c_command_byte_o[6]), .ZN (n_4));
299
            INV\_X1 \ g4021 \, (\, .\, I \ (\, i\, 2\, c\_s \, la\, v\, e\_a \, d\, d\, r\_o \, [\, 7\, ]\, )\, , \quad .ZN \ (\, n\_3\, )\, )\, ;
            INV_X1 g4022 (.I (state [4]), .ZN (n_50));
300
301
            INV_X1 g4025 (.I (state[3]), .ZN (n_17));
302
            INV_X1 g4020 (.I (led_o[8]), .ZN (n_2));
           INV_X1 g4033(.I (led_o[7]), .ZN (n_1));
INV_X1 g4018(.I (led_o[1]), .ZN (n_0));
303
304
305
        endmodule
```