Digital Bubble Level - Cadence RTL Synthesis

Vladislav Pomogaev - 26951160

October 10, 2021

1 Introduction

2 Outputs of RTL Compiler




Figure 1:




Figure 2:

3 Outputs of RTL Compiler

3.1 Reports

$level_fsm_area.rpt$

Generated by:	Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
v	
Generated on:	Oct 04 2021 02:49:37 pm
Module:	level_fsm
Technology library:	NanGate_15nm_OCL revision 1.0
Operating conditions:	worst_low (balanced_tree)
Wireload mode:	enclosed
Area mode:	timing library

Instance	Cells	Cell Area	Net Area	Total	Area	Wireload
$l e v e l _{-} f s m$	273	94	0		94	<none> (D)</none>

 $(D) \, = \, wireload \ \, is \ \, default \ \, in \ \, technology \ \, library$

$level_fsm_gates.rpt$

Generated by:	Encounter(R) RTL Compiler	RC14.13 - v14.10-s027_1
Generated on:	Oct 04 2021 02:49:37 pm	
Module:	level_fsm	
Technology library:	NanGate_15nm_OCL revision	1.0
Operating conditions:	worst_low (balanced_tree)	
Wireload mode:	enclosed	
Area mode:	timing library	

Gate	Instances	Area	Library	
AND2_X1	6	1.769	NanGate_15nm_OCL	
AND2_X2	2	0.688	NanGate_15nm_OCL	
AND3_X1	1	0.393	NanGate_15nm_OCL	
AOI21_X1	6	1.769	NanGate_15nm_OCL	
AOI22_X1	2	0.688	NanGate_15nm_OCL	
BUF_X1	5	1.229	NanGate_15nm_OCL	
BUF_X2	1	0.246	NanGate_15nm_OCL	
BUF_X4	2	0.786	NanGate_15nm_OCL	
CLKBUF_X1	3	0.737	NanGate_15nm_OCL	
CLKBUF_X12	2	1.966	NanGate_15nm_OCL	
CLKBUF_X2	6	1.475	NanGate_15nm_OCL	
CLKBUF_X4	1	0.393	NanGate_15nm_OCL	

DFFSNQ_X1 INV_X1	24 53	30.671 7.815	NanGate_15nm_OCL NanGate_15nm_OCL
INV_X2	8	1.573	NanGate_15nm_OCL
NAND2_X1	40	7.864	NanGate_15nm_OCL
NAND2_X2	6	1.769	NanGate_15nm_OCL
NAND3_X1	13	3.834	$NanGate_15nm_OCL$
NAND3_X2	2	0.885	NanGate_15nm_OCL
NAND4_X1	6	2.064	NanGate_15nm_OCL
NAND4_X2	1	0.541	$NanGate_15nm_OCL$
NOR2_X1	37	7.274	NanGate_15nm_OCL
NOR2_X2	12	3.539	$NanGate_15nm_OCL$
NOR3_X1	5	1.475	$NanGate_15nm_OCL$
OAI21_X1	13	3.834	NanGate_15nm_OCL
OAI22_X1	8	2.753	NanGate_15nm_OCL
OR2_X1	2	0.590	$NanGate_15nm_OCL$
OR2_X2	1	0.344	NanGate_15nm_OCL
OR3_X1	1	0.393	NanGate_15nm_OCL
OR4_X1	1	0.442	NanGate_15nm_OCL
total	273	93.635	

$_{\rm Type}$	Instances	Area	Area %
sequential	27	34.505	36.9
inverter	61	9.388	10.0
buffer	20	6.832	7.3
logic	165	42.910	45.8
total	273	93.635	100.0

$level_fsm_power.rpt$

 $\overline{\text{Encounter(R) RTL Compiler } RC14.13 \ - \ v14.10 - s027_1 }$ Generated by:

Oct 04 2021 02:49:37 pm Generated on:

Module: $level_{-}fsm$

Technology library: $NanGate_15nm_OCL\ revision\ 1.0$ Operating conditions: worst_low (balanced_tree)

Wireload mode: enclosed timing library Area mode:

Leakage Dynamic Instance Cells Power(nW) Power(nW) Power (nW)

78.734 2505102.378 2505181.112 level_fsm 273

level_fsm_timing.rpt

Generated by: Encounter(R) RTL Compiler RC14.13 - $v14.10 - s027_{-1}$

Oct 04 2021 02:49:37 pm Generated on:

level_fsm Module:

NanGate_15nm_OCL revision 1.0 ${\bf Technology\ library:}$ Operating conditions: worst_low (balanced_tree)

Wireload mode: enclosed

Area mode: timing library

Pin	Туре	Fanout			Delay (ps)	Arrival (ps)	
(clock clk)	launch					0	R
state_reg[2]/CLK				0		0	R
state_reg[2]/Q	DFFSNQ_X1	5	4.1	7	+16	16	F
fopt24466/I					+0	16	
fopt24466/ZN	INV_X1	1	1.0	3	+4	20	R
g24554/A1					+0	20	
g24554/ZN	NAND2_X1	2	1.6	6	+4	24	F
g24529/A1					+0	24	
g24529/ZN	NOR2_X1	2	1.8	6	+5	29	R

```
g24528/A1
                                                            29
                                                    +0
g24528/Z
                   AND2_X2
                                    5 7.0
                                                   \pm 10
                                                            40 R
g24002/A1
                                                    +0
                                                            40
g24002/ZN
                   NAND2_X2
                                    3 2.4
                                                            44 F
g81/A1
                                                    +0
                                                            44
                                    1 0.6
                                                            47 R
g81/ZN
                   OAI21 X1
                                                    +4
led_o_reg[6]/D
                   DFFSNQ_X1
                                                    +0
                                                            47
led_o_reg[6]/CLK setup
                                               0
                                                    +9
                                                            56 R
(clock clk)
                                                            20 R.
```

 $\begin{array}{lll} Start-point & : & state_reg \ [2]/CLK \\ End-point & : & led_o_reg \ [6]/D \end{array}$

3.2 Mapped Verilog

level_fsm_map.v

```
// Generated by Cadence Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
    // Verification Directory fv/level_fsm
6
    module level_fsm (clk_i, reset_i, i2c_busy_i, i2c_rxak_i,
         i2c_arb_lost_i , i2c_write_done_i , i2c_data_out_valid_i ,
7
8
         i2c\_data\_out\_i , i2c\_write\_o , i2c\_read\_o , i2c\_slave\_addr\_o ,
9
         i2c_din_o, i2c_command_byte_o, i2c_num_bytes_o, error_led_o,
10
11
      input clk_i, reset_i, i2c_busy_i, i2c_rxak_i, i2c_arb_lost_i,
         i2c_write_done_i . i2c_data_out_valid_i:
12
13
      input [7:0] i2c_data_out_i;
14
      output i2c_write_o , i2c_read_o , error_led_o;
      output [7:0] i2c_slave_addr_o , i2c_din_o , i2c_command_byte_o ,
15
16
           i2c_num_bytes_o;
      output [8:0] led_o;
17
      wire clk_i, reset_i, i2c_busy_i, i2c_rxak_i, i2c_arb_lost_i,
18
19
           i2c_write_done_i, i2c_data_out_valid_i;
20
      wire [7:0] i2c_data_out_i;
      wire i2c_write_o, i2c_read_o, error_led_o;
21
      wire [7:0] i2c_slave_addr_o, i2c_din_o, i2c_command_byte_o,
23
           i2c_num_bvtes_o:
      wire [8:0] led_o:
24
25
      wire [7:0] raw_buffer;
26
      wire [6:0] state;
      wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
27
      wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
      wire n_16, n_19, n_24, n_25, n_28, n_33, n_36, n_37;
29
      wire n_41, n_44, n_45, n_46, n_49, n_50, n_51, n_53;
30
31
      wire n_{-}57, n_{-}58, n_{-}60, n_{-}61, n_{-}62, n_{-}66, n_{-}68, n_{-}71;
32
      wire n_{-}72, n_{-}75, n_{-}77, n_{-}79, n_{-}80, n_{-}82, n_{-}85, n_{-}87;
      wire n_88, n_93, n_95, n_100, n_101, n_104, n_114, n_116;
33
      wire n_121, n_129, n_130, n_135, n_136, n_138, n_141, n_142;
35
      wire n_143, n_144, n_148, n_149, n_153, n_154, n_155, n_158;
      36
37
      38
      wire n_207, n_208, n_209, n_212, n_213, n_246, n_262, n_286;
      wire n_317, n_320, n_324, n_326, n_327, n_332, n_381, n_401;
      wire n_527, n_541, n_543, n_550, n_551, n_555, n_559, n_562;
      wire n_{-}563, n_{-}565, n_{-}566, n_{-}567, n_{-}573, n_{-}582, n_{-}587, n_{-}588;
41
      wire n_{-}590, n_{-}591, n_{-}596, n_{-}606, n_{-}607, n_{-}609, n_{-}619, n_{-}628;
42
43
      44
      wire n_645, n_653, n_655, n_657, n_659, n_664, n_676, n_677;
45
      wire n_680, n_688, n_689, n_690, n_699, n_700, n_701, n_702;
      wire n_{-}703, n_{-}713, n_{-}714, n_{-}715, n_{-}716, n_{-}717, n_{-}718, n_{-}720;
      wire n_721, n_724, n_725, n_727, n_728, n_734, n_736, n_737;
47
      wire n_{-}738, n_{-}740, n_{-}748, n_{-}749, n_{-}751, n_{-}753, n_{-}755, n_{-}757;
48
49
      wire n_{-}758, n_{-}760, n_{-}761, n_{-}763, n_{-}764, n_{-}765, n_{-}767, n_{-}770;
50
      wire n_{-}775, n_{-}777, n_{-}778, n_{-}781, n_{-}784, n_{-}850, n_{-}851, n_{-}898;
      wire n_899, n_900, n_901, n_902, n_903, n_904, n_905, n_908;
```

```
wire n_{-}935, n_{-}936, n_{-}937, n_{-}938, n_{-}968, n_{-}969, n_{-}970, n_{-}971;
52
53
        54
        wire n_1028, n_1029, n_1030, n_1031, n_1032, n_1033, n_1034, n_1035;
 55
        wire n_1036, n_1037, n_1038, n_1039, n_1040, n_1041, n_1042, n_1107;
 56
        wire n_1112, n_1113, n_1114, n_1117, n_1130, n_1131, n_1142, n_1143;
        wire n_1144 . n_1150 . n_1151 . n_1152 :
57
        assign i2c_num_bytes_o[0] = 1'b0;
58
59
        assign i2c_num_bytes_o[1] = i2c_slave_addr_o[7];
        assign i2c_num_bytes_o[2] = 1'b0;
 60
 61
        assign i2c_num_bytes_o[3] = 1'b0;
        assign i2c_num_bytes_o[4] = 1'b0;
 62
 63
        assign i2c_num_bvtes_o[5] = 1'b0:
64
        assign i2c_num_bytes_o[6] = 1'b0;
 65
        assign i2c_num_bytes_o[7] = 1'b0;
        assign i2c_command_byte_o[0] = i2c_slave_addr_o[7];
 66
 67
        assign \ i2c\_command\_byte\_o[1] \ = \ i2c\_command\_byte\_o[6];
        assign i2c_command_byte_o[2] = i2c_command_byte_o[4];
 68
        assign i2c_command_byte_o[3] = i2c_slave_addr_o[7]:
 69
        assign i2c_command_byte_o[5] = i2c_slave_addr_o[7];
 70
 71
        assign i2c_command_byte_o[7] = 1'b0;
        assign i2c_din_o[0] = 1'b0;
 72
 73
        assign i2c_din_o[1] = 1'b0;
        assign i2c_din_o[2] = 1'b0;
 74
 75
        assign i2c_din_o[3] = 1'b0;
 76
        assign i2c_din_o[4] = 1'b0:
 77
        assign i2c_din_o[5] = 1'b0;
 78
        assign i2c_din_o[6] = 1'b0;
        assign i2c_din_o[7] = 1'b0;
 80
        assign i2c_slave_addr_o[0] = 1'b0;
        assign i2c_slave_addr_o[1] = 1'b0:
81
 82
        assign i2c\_slave\_addr\_o[2] = 1'b0;
 83
        assign i2c_slave_addr_o[3] = 1'b0;
 84
        assign i2c_slave_addr_o[4] = i2c_slave_addr_o[7];
 85
        assign i2c_slave_addr_o[5] = 1'b0;
        assign i2c\_slave\_addr\_o[6] = i2c\_slave\_addr\_o[7];
 86
        DFFSNQ\_X1 \ \backslash \ raw\_buffer\_reg \left[ \ 0 \ \right] \ \left( \ .SN \ \left( \ 1 \ 'b1 \ \right) , \ \ .CLK \ \left( \ clk\_i \ \right) , \ \ .D \ \left( \ n\_213 \ \right) ,
 87
 88
              .Q (raw_buffer[0]);
 89
        DFFSNQ_X1 \ \text{raw\_buffer\_reg} [1] \ (.SN (1'b1), .CLK (clk_i), .D (n_212),
 90
              .Q (raw_buffer[1]));
 91
        DFFSNQ_X1 \raw_buffer_reg[2] (.SN (1'b1), .CLK (clk_i), .D (n_209),
              .Q (raw_buffer[2]));
 92
93
        DFFSNQ_X1 \raw_buffer_reg[3] (.SN (1'b1), .CLK (clk_i), .D (n_208),
94
              .Q (raw_buffer[3]));
95
        DFFSNQ.X1 \raw_buffer_reg[4] (.SN (1'b1), .CLK (clk_i), .D (n_207),
96
               .Q (raw_buffer[4]));
 97
        DFFSNQ_X1 \raw_buffer_reg[5] (.SN (1'b1), .CLK (clk_i), .D (n_204),
98
              .Q (raw_buffer [5]));
        DFFSNQ\_X1 \ \backslash \texttt{raw\_buffer\_reg[6]} \ (.SN \ (1'b1) \, , \ .CLK \ (\texttt{clk\_i}) \, , \ .D \ (\texttt{n\_206}) \, ,
99
100
              .Q (raw_buffer[6]));
101
        DFFSNQ_X1 \raw_buffer_reg[7] (.SN (1'b1), .CLK (clk_i), .D (n_205),
102
               .Q (raw_buffer[7]);
        DFFSNQ_X1 \state_reg[3] (.SN (1'b1), .CLK (clk_i), .D (n_573), .Q
103
104
              (state[3]));
        OAI22_X1 g23925 (.A1 (n_718), .A2 (n_7), .B1 (n_566), .B2 (n_49), .ZN
105
106
               (n<sub>-213</sub>));
107
        OAI22_X1 g23926 (.A1 (n_718), .A2 (n_3), .B1 (n_566), .B2 (n_50), .ZN
108
              (n<sub>2</sub>12));
109
        OAI22-X1 g23927 (.A1 (n-718), .A2 (n-1), .B1 (n-566), .B2 (n-58), .ZN
110
              (n<sub>2</sub>09));
        OAI22\_X1 \ g23928 \left(.A1 \ (n\_718\right), \ .A2 \ (n\_6)\,, \ .B1 \ (n\_566)\,, \ .B2 \ (n\_2)\,, \ .ZN
111
              (n_-208));
112
        DFFSNQ\_X1 \setminus state\_reg \left[ \begin{smallmatrix} 4 \end{smallmatrix} \right] \ \left( .SN \ \left( \begin{smallmatrix} 1 \end{smallmatrix} \right) \right), \ .CLK \ \left( \begin{smallmatrix} clk\_i \end{smallmatrix} \right), \ .D \ \left( \begin{smallmatrix} n\_635 \end{smallmatrix} \right), \ .Q
113
114
              (state[4]));
115
        DFFRNQ_X1 \i2c_command_byte_o_reg[1] (.RN (1'b1), .CLK (clk_i), .D
              (n_1026), .Q (i2c_{command_byte_o}[6]);
116
        DFFSNQ\_X1 \ \backslash \ state\_reg \ [5] \ (.SN \ (1'b1) \, , \ .CLK \ (clk\_i) \, , \ .D \ (n\_938) \, , \ .Q
117
              (state[5]));
118
119
        OAI22_X1 g23929 (.A1 (n_718), .A2 (n_8), .B1 (n_566), .B2 (n_13), .ZN
120
              (n_207):
121
        OAI22_X1 g23930 (.A1 (n_718), .A2 (n_12), .B1 (n_566), .B2 (n_14), .ZN
              (n_{-}206):
122
123
        OAI22\_X1 \ g23931 \left( .A1 \ (n_{-}718 \right), \ .A2 \ (n_{-}4 ), \ .B1 \ (n_{-}566 ), \ .B2 \ (n_{-}100 ), \ .ZN
124
              (n<sub>205</sub>));
        OAI22\_X1 \ g23932 \left( .A1 \ (n\_718 \right), \ .A2 \ (n\_15 ), \ .B1 \ (n\_566 ), \ .B2 \ (n\_10 ), \ .ZN
125
```

```
126
                 (n_204);
127
         DFFSNQ\_X1 \ \backslash state\_reg \ [2] \ (.SN \ (1'b1) \ , \ .CLK \ (clk\_i) \ , \ .D \ (n\_703) \ , \ .Q
128
                 (error_led_o));
129
          DFFSNQ_X1 \state_reg[6] (.SN (1'b1), .CLK (clk_i), .D (n_757), .Q
130
                 (state [6]));
          131
132
                 (n_971), .Q (i2c_command_byte_o[4]);
133
          134
                 (led_o[1]));
          135
                 (n_1027), .Q (i2c_slave_addr_o[7]));
136
          137
138
                 (led_o[4]));
139
         DFFSNQ\_X1 \ \backslash led\_o\_reg \left[ \begin{smallmatrix} 0 \end{smallmatrix} \right] \ \left( .\,SN \ \left( \begin{smallmatrix} 1 \end{smallmatrix} \right) \right) , \ .CLK \ \left( \begin{smallmatrix} clk\_i \end{smallmatrix} \right) , \ .D \ \left( \begin{smallmatrix} n\_182 \end{smallmatrix} \right) , \ .Q
140
                 (led_o[0]));
141
          142
                 (led_o[7]));
          DFFSNQ_X1 \led_o_reg[3] (.SN (1'b1), .CLK (clk_i), .D (n_179), .Q
143
144
                 (led_o[3]));
145
           DFFSNQ\_X1 \setminus led\_o\_reg \left[ \begin{array}{c} 5 \end{array} \right] \ \left( .SN \ \left( \begin{array}{c} 1 \\ \end{array} \right) b1 \right), \ .CLK \ \left( \begin{array}{c} clk\_i \end{array} \right), \ .D \ \left( \begin{array}{c} n\_1117 \end{array} \right), \ .Q 
146
                 (led_o[5]));
147
          DFFSNQ\_X1 \setminus led\_o\_reg \left[ \begin{array}{c} 2 \end{array} \right] \ \left( .\,SN \ \left( \,1\,\,{}^{\prime}b1 \right) \,, \ .CLK \ \left( \,c\,l\,k\_i \,\right) \,, \ .D \ \left( \,n\_192 \,\right) \,, \ .Q \\ \end{array}
148
                 (led_o[2]));
         DFFSNQ\_X1 \ \backslash led\_o\_reg \ [8] \ (.SN \ (1'b1) \, , \ .CLK \ (clk\_i) \, , \ .D \ (n\_181) \, , \ .Q
149
150
                (led_o[8]));
         DFFSNQ\_X1 \ \backslash led\_o\_reg \ [6] \ (.SN \ (1'b1) \, , \ .CLK \ (clk\_i) \, , \ .D \ (n\_619) \, , \ .Q
151
152
                 (led_o[6]));
         153
154
          OAI21\_X1 \ \ g23949 \ (.A1 \ \ (n\_88) \ , \ .A2 \ \ (n\_135) \ , \ .B \ \ (i2c\_command\_byte\_o[\ 6] \ ) \ ,
155
156
                  .ZN (n_187));
157
          OAI21\_X1 \ g23958 \left(.A1 \ (n\_587) \,, \ .A2 \ (n\_11) \,, \ .B \ (n\_160) \,, \ .ZN \ (n\_182) \right);
          158
159
          DFFSNQ_X1 \state_reg[1] (.SN (1'b1), .CLK (clk_i), .D (n_138), .Q
160
                 (state[1]));
161
162
          NAND2\_X1 \ \ g23975 \ (\, .\, A1 \ \ (\, n\_121\,) \ , \quad .\, A2 \ \ (\, n\_677\,) \ , \quad .\, ZN \ \ (\, n\_160\,) \,) \,;
163
          NAND2\_X1 \ g23982 \ (\, .\, A1 \ (\, n\_778 \,) \ , \ .\, A2 \ (\, n\_905 \,) \ , \ .\, ZN \ (\, n\_158 \,) \,) \,;
164
          NAND2\_X1 \ g23997 \ (.A1 \ (n\_153) \ , \ .A2 \ (n\_784) \ , \ .ZN \ (n\_154)) \ ;
          INV_X1 g24012(.I (n_184), .ZN (n_149));
165
          NAND2\_X1 \ g23974 \ (\ .A1 \ (\ n\_101\ )\ , \ \ .A2 \ (\ n\_677\ )\ , \ \ .ZN \ (\ n\_148\ )\ )\ ;
166
167
         NAND4_X1 g23985 (.A1 (n_136), .A2 (n_142), .A3 (n_72), .A4 (n_141),
168
                 .ZN (n_144));
169
          NAND4.X1 g23987 (.A1 (n_129), .A2 (n_142), .A3 (n_25), .A4 (n_141),
                 .ZN (n<sub>-</sub>143));
170
171
          NOR2\_X1 \ g23994 \ (.\, A1 \ (\, n\_851\,) \ , \ .A2 \ (\, n\_62\,) \ , \ .ZN \ (\, n\_138\,) \,) \ ;
          NAND2\_X2 \ \ g23995 \ (\ .A1 \ \ (\ n\_677\ )\ , \ \ .A2 \ \ (\ n\_136\ )\ , \ \ .ZN \ \ (\ n\_191\ )\ )\ ;
172
          AOI21_X1 g23996(.A1 (n_114), .A2 (n_82), .B (reset_i), .ZN (n_135));
173
           DFFSNQ\_X1 \ \backslash \ state\_reg \left[ \begin{smallmatrix} 0 \end{smallmatrix} \right] \ \left( .\,SN \ \left( \begin{smallmatrix} 1 \end{smallmatrix} \right), \ .CLK \ \left( \begin{smallmatrix} clk\_i \end{smallmatrix} \right), \ .D \ \left( \begin{smallmatrix} n\_1031 \end{smallmatrix} \right), \ .Q 
174
175
                 (state[0]));
176
          NAND2\_X2 \ g24013 \ (.\, A1 \ (\, n\_645 \,) \ , \ .A2 \ (\, n\_68 \,) \ , \ .ZN \ (\, n\_184 \,) \,) \,;
177
          INV_X1 g24015 (.I (n_659), .ZN (n_130));
          NAND2\_X2 \ g24002 \ (.A1 \ (n_{-}677) \ , \ .A2 \ (n_{-}129) \ , \ .ZN \ (n_{-}176)) \ ;
178
          INV_X1 g24039 (.I (n_851), .ZN (n_153));
179
180
          AOI21_X1 g24000 (.A1 (n_66), .A2 (n_24), .B (raw_buffer[7]), .ZN
181
                 (n_121));
          NOR2\_X2 \ g24022 \ (.\, A1 \ (\, n\_908\,) \ , \ .A2 \ (\, n\_93\,) \ , \ .ZN \ (\, n\_155\,) \,) \,;
182
183
          AOI21\_X1 \ g23999 \left(.\,A1 \ (n\_45\,)\,,\ .A2 \ (n\_71\,)\,,\ .B \ (n\_100\,)\,,\ .ZN \ (n\_101\,)\,\right);
          AOI22_X1 g24038(.A1 (n_1039), .A2 (n_85), .B1 (n_778), .B2 (n_46),
184
                  .ZN (n_95));
185
186
          NAND2-X1 g24044 (.A1 (n-41), .A2 (i2c-busy-i), .ZN (n-93));
          CLKBUF_X1 g24056 (. I (n_676), .Z (n_142));
187
188
          NOR2_X1 g24059(.A1 (n_902), .A2 (n_724), .ZN (n_114));
          INV_X1 g24100 (.I (n_87), .ZN (n_88));
189
          NOR2\_X1 \ g24020 \ (.\, A1 \ (\, n\_1009 \,) \ , \ .A2 \ (\, raw\_buffer \, [\, 7\, ] \,) \ , \ .ZN \ (\, n\_136 \,) \,) \,;
190
          NOR2\_X1 \ g24049 \left(.\,A1 \ (\,n\_1040\,)\,\,, \ .A2 \ (\,i\,2\,c\_b\,u\,s\,y\_i\,)\,\,, \ .ZN \ (\,n\_8\,2\,)\,\right);
191
192
          NAND2\_X1 \ g24051 \ (\, .\, A1 \ (\, n\, \_664 \,) \ , \ .\, A2 \ (\, n\, \_332 \,) \ , \ .\, ZN \ (\, n\, \_79 \,) \,) \,;
193
          AND2_X1 g24053 (.A1 (n_781), .A2 (n_80), .Z (n_77));
          OR2_X1 g24055(.A1 (n_80), .A2 (reset_i), .Z (n_75));
INV_X1 g24062(.I (n_71), .ZN (n_72));
194
195
196
          NOR2\_X1 \ g24067 \left( .\,A1 \ \left( \, n\_1040 \, \right) \, , \ .\,A2 \ \left( \, n\_401 \, \right) \, , \ .\,ZN \ \left( \, n\_68 \, \right) \right);
197
          INV\_X1 \ g24070 \ (.\ I \ (n\_1009) \ , \ .ZN \ (n\_66)) \ ;
198
          INV_X1 g24101(.I(n_61), .ZN(n_87));
          NOR2_X1 g24105 (.A1 (i2c_read_o), .A2 (n_33), .ZN (n_60));
199
```

```
NOR2\_X1 \ g24021 \ (\, .\, A1 \ (\, n\_44 \,) \ , \ .\, A2 \ (\, n\_100 \,) \ , \ .\, ZN \ (\, n\_129 \,) \,) \,;
200
201
          AOI22\_X1 \ g24033(.A1 \ (n_19), .A2 \ (raw_buffer[2]), .B1 \ (raw_buffer[1]),
202
                  .B2 (n_58), .ZN (n_175);
203
          INV_X1 g24112(.I (n_760), .ZN (n_57));
204
          NAND2\_X1 \ g24046 \ (.A1 \ (n\_51) \ , \ .A2 \ (raw\_buffer \ [2]) \ , \ .ZN \ (n\_173));
          NAND2_X1 g24047 (.A1 (n_51), .A2 (n_58), .ZN (n_178));
205
          206
207
208
          INV_X1 g24097(.I (n_781), .ZN (n_62));
209
          CLKBUF_X1 g24068 (.I (n_1037), .Z (n_141));
210
          INV\_X1 \ g24102 \ (.\, I \ (\, n\_609 \,) \ , \ .ZN \ (\, n\_61 \,) \,) \,;
          INV\_X1 \ g24099 \, (.\, I \ (n\_609) \, , \ .ZN \ (n\_41)) \, ;
211
212
          INV_X1 g24116 (.I (n_1040), .ZN (n_104));
213
          NAND4\_X1 \ \ g24073 \ (.A1 \ \ (\ raw\_buffer \ [\ 5\ ]\ ) \ , \ \ .A2 \ \ (\ raw\_buffer \ [\ 3\ ] \ ) \ , \ \ .A3
214
                 (raw_buffer[6]), .A4 (raw_buffer[4]), .ZN (n_44));
          NAND2_X1 g24074 (.A1 (n_9), .A2 (i2c_rxak_i), .ZN (n_80));
215
216
          NAND2_X1 g24075 (.A1 (led_o[4]), .A2 (n_968), .ZN (n_116));
          NAND2_X1 g24077 (.A1 (n_968), .A2 (n_46), .ZN (n_37));
217
          NAND2_X1 g24078 (.A1 (n_332), .A2 (n_46), .ZN (n_36));
218
219
          NAND2_X1 g24106 (.A1 (i2c_slave_addr_o[7]), .A2 (n_968), .ZN (n_28));
220
          INV_X1 g24088 (.I (n_24), .ZN (n_25));
          NOR2_X1 g24086(.A1 (i2c_rxak_i), .A2 (i2c_arb_lost_i), .ZN (n_85));
221
222
          NOR2_X1 g24087 (.A1 (raw_buffer[1]), .A2 (raw_buffer[0]), .ZN (n_19));
223
          INV_X2 g24136(.I (n_16), .ZN (n_53));
224
          NAND2\_X1 \ g24089 \ (.A1 \ (raw\_buffer \ [\ 1\ ]\ ) \ , \ .A2 \ (raw\_buffer \ [\ 2\ ]\ ) \ , \ .ZN \ (n\_24\ ));
225
          NAND2\_X1 \ g24083 \ (.A1 \ (raw\_buffer \ [\ 1\ ]\ ) \ , \ .A2 \ (raw\_buffer \ [\ 0\ ]\ ) \ , \ .ZN \ (n\_51\ ));
226
          INV\_X1 \ g24145 \left(.\ I \ \left(i\, 2\, c\_d\, at\, a\_o\, u\, t\_i\, \left[\, \frac{5}{1}\, \right]\,\right)\,, \ .ZN \ \left(\, n\_15\, \right)\right);
          INV_X1 g24123 (.I (raw_buffer[6]), .ZN (n_14));
227
228
          INV_X1 g24144 (.I (i2c_busy_i), .ZN (n_46));
229
          INV\_X1 \ g24141 \left( \ . \ I \ \left( \ raw\_buffer \left[ \ {\color{red}0} \right] \right) \, , \ \ .ZN \ \left( \ n\_49 \ \right) \right);
          INV\_X1 \ g24140 \, (\, .\, I \ (\, raw\_b\, uffer\, [\, 4\, ]\, )\, , \ .ZN \ (\, n\_13\, )\, )\, ;
230
231
          INV\_X1 \ g24127 \left( \ . \ I \ \left( \ raw\_buffer \left[ \ 7 \ \right] \right) \, , \ \ .ZN \ \left( \ n\_100 \ \right) \right);
          INV_X1 g24126 (.I (i2c_write_o), .ZN (n_33));
232
233
          INV\_X1 \ g24148 \left( .\ I \ \left( \ i2c\_data\_out\_i \ [6] \right) \right, \ .ZN \ \left( \ n\_12 \right) \right);
234
          INV_X1 g24121(.I (led_o[0]), .ZN (n_11));
          INV\_X1 \ g24129 \, (\, .\, I \ (\, raw\_b\, uffer \, [\, {\color{red} 5} \, ] \, ) \, , \ .ZN \ (\, n\_10 \, ) \, ) \, ;
235
236
          INV_X1 g24150 (.I (i2c_arb_lost_i), .ZN (n_9));
237
          INV\_X1 \ g24151 \left( \ . \ I \ \left( \ i\, 2\, c\, \_d\, a\, t\, a\, \_o\, u\, t\, \_i\, \left[\, 4\, \right]\, \right)\, , \quad .ZN \ \left(\, n\, \_8\, \right)\, \right);
238
          INV\_X1 \ g24147 \left( \ . \ I \ \left( \ i2c\_data\_out\_i \left[ \ 0 \ \right] \right) , \ \ .ZN \ \left( \ n\_7 \ \right) \right);
239
          INV_X1 g24119 (.I (raw_buffer [1]), .ZN (n_50));
240
          INV_X1 g24142(.I (i2c_data_out_i[3]), .ZN (n_6));
241
          INV_X1 g24138(.I (led_o[8]), .ZN (n_5));
          CLKBUF\_X2 \ g24137 \left( \ . \ I \ \left( \ state \left[ \ \begin{array}{c} 1 \\ \end{array} \right] \ \right) \,, \quad .Z \ \left( \ n\_16 \ \right) \right);
242
243
          INV_X1 g24149 (.I (i2c_data_out_i[7]), .ZN (n_4));
244
          INV\_X1 \ g24152 \left( .\ I \ \left( \ i2 \ c\_data\_out\_i \ [ \ 1 \ ] \ \right) \, , \ .ZN \ \left( \ n\_3 \ \right) \right);
245
          INV\_X1 \ g24118 \left( \ . \ I \ \left( \ raw\_buffer \left[ \ {}^{2} \ \right] \ \right) \ , \ \ .ZN \ \left( \ n\_58 \ \right) \right);
246
          INV_X1 g24122 (.I (raw_buffer[3]), .ZN (n_2));
          INV\_X1 \ g24146 \left( \ . \ I \ \left( \ i2 \ c\_d \ at \ a\_o \ ut\_i \ \left[ \ {}^{2} \ \right] \ \right) \ , \quad .ZN \ \left( \ n\_1 \ \right) \right);
247
248
          INV\_X1 \ fopt (.I \ (n\_567) \, , \ .ZN \ (n\_246)) \, ;
249
          NAND3_X1 g24192 (.A1 (n_699), .A2 (n_903), .A3 (i2c_read_o), .ZN
250
                  (n<sub>262</sub>));
251
          CLKBUF_X2 g24218 (.I (error_led_o), .Z (n_286));
          NOR2\_X1 \ g24247 \left( .\,A1 \ \left( \, n\_327 \, \right) \, , \ .\,A2 \ \left( \, n\_80 \, \right) \, , \ .\,ZN \ \left( \, n\_317 \, \right) \right);
252
          BUF_X2 g24251 (.I (state[3]), .Z (n_320));
253
254
          CLKBUF_X4 g24255 (.I (n_320), .Z (n_324));
255
          NAND2\_X1 \ g24256 \ (.A1 \ (n\_0) \ , \ .A2 \ (state \ [5]) \ , \ .ZN \ (n\_326));
          CLKBUF_X2 g24258 (. I (state [5]), .Z (n_327));
256
257
          INV_X2 g24262(.I (state[5]), .ZN (n_332));
          INV_X2 g24310 (.I (n_0), .ZN (n_381));
258
259
          NAND2_X1 g24327 (.A1 (n_559), .A2 (n_327), .ZN (n_401));
260
          OR2-X1 g45 (.A1 (state [0]), .A2 (reset_i), .Z (n-527));
261
          NOR3\_X1 \ g99 \ (\ .A1 \ (n\_541) \ , \ \ .A2 \ (n\_724) \ , \ \ .A3 \ (n\_781) \ , \ \ .ZN \ (n\_543)) \ ;
          NAND2_X1 g103 (.A1 (n_728), .A2 (n_725), .ZN (n_541));
^{262}
263
          NOR2\_X1 \ g55(.A1 \ (n\_908), \ .A2 \ (n\_550), \ .ZN \ (n\_551));
          NAND2_X1 g56 (.A1 (n_736), .A2 (n_1041), .ZN (n_550));
264
265
          INV\_X1 \ fopt24466 \, (\, .\, I \ (\, error\_led\_o \,) \, , \ .ZN \ (\, n\_555 \,) \,) \, ;
          INV\_X2 \  \, fopt34 \, (\, .\, I \  \, (\, error\_led\_o \, ) \, , \  \, .ZN \, \, (\, n\_559 \, ) \, ) \, ;
266
267
          NAND2\_X2 \ g24467 \ (\, .A1 \ (\, n\_565 \,) \ , \ .A2 \ (\, n\_968 \,) \ , \ .ZN \ (\, n\_566 \,) \,) \,;
          NAND4_X2 g24468 (.A1 (n_57), .A2 (n_317), .A3 (n_755), .A4 (n_781),
268
269
                  .ZN (n<sub>-</sub>565));
270
          INV_X1 fopt24469 (.I (n_562), .ZN (n_563));
271
          CLKBUF\_X12 \ fopt62 (.I \ (state [4]), \ .Z \ (n\_562));
272
          INV_X1 fopt61(.I(n_562), .ZN(n_567));
          NAND4\_X1 \ g24470 \ (\, .\, A1 \ (\, n\_717 \,) \ , \ .\, A2 \ (\, n\_628 \,) \ , \ .\, A3 \ (\, n\_689 \,) \ , \ .\, A4 \ (\, n\_1144 \,) \ ,
273
```

```
274
                   .ZN (n<sub>-</sub>573));
           NOR2_X1 g23(.A1 (n_700), .A2 (n_753), .ZN (n_582));
275
276
           INV\_X1 \ g24477 \left(.\ I \ \left(\ n\_740\ \right), \ .ZN \ \left(\ n\_587\ \right)\right);
277
           NAND2\_X1 \ g24478 \left( \, .\, A1 \ \left( \, n\_740 \, \right) \, , \ \ .A2 \ \left( \, led\_o \left[ \, 2 \, \right] \, \right) \, , \ \ .ZN \ \left( \, n\_588 \, \right) \, \right);
278
           NAND2\_X1 \ g24481 \left( .A1 \ (n\_104) \, , \ .A2 \ (n\_60) \, , \ .ZN \ (n\_590) \right);
279
           NAND2_X1 g24482 (.A1 (n_61), .A2 (n_761), .ZN (n_591));
280
           INV\_X1 \ g21 \, (\, . \, I \ (\, i\, 2\, c\, \_w\, rit\, e\, \_d\, o\, n\, e\, \_i\, )\, , \ .ZN \ (\, n\, \_5\, 9\, 6\, )\, )\, ;
281
           CLKBUF_X1 g24490 (.I (n_{606}), .Z (n_{607}));
282
           NOR2\_X1 \ g24491(.A1 \ (state[5]), .A2 \ (reset_i), .ZN \ (n_606));
283
           INV\_X1 \ g24492 \, (\, .\, I \ (\, n\_606 \,) \, , \ .ZN \ (\, n\_609 \,) \,) \, ;
284
           OAI21\_X1 \ g81 \left( .A1 \ (n\_176 \right), \ .A2 \ (n\_175 ), \ .B \ (n\_639 ), \ .ZN \ (n\_619 ));
285
           NOR2_X1 g528 (.A1 (n_1028), .A2 (n_632), .ZN (n_628));
           NAND3\_X1 \ g253 \left( .A1 \ \left( \ n\_630 \right), \ .A2 \ \left( \ n\_634 \right), \ .A3 \ \left( \ n\_631 \right), \ .ZN \ \left( \ n\_635 \right) \right);
286
287
           OAI21\_X1 \ g255 \left( \, .\, A1 \ \left( \, n\_153 \, \right) \, , \ \, .A2 \ \left( \, n\_701 \, \right) \, , \ \, .B \ \left( \, n\_104 \, \right) \, , \ \, .ZN \ \left( \, n\_630 \, \right) \, \right);
288
           AOI21_X1 g256(.A1 (n_155), .A2 (n_664), .B (n_1032), .ZN (n_631));
           NOR2\_X1 \ g254 \ (.\ A1 \ (n\_632) \ , \ .A2 \ (n\_677) \ , \ .ZN \ (n\_634)) \ ;
289
290
           NOR2\_X1 \ g257 \ (\, .\, A1 \ (\, n\, \_5\, 9\, 0\, )\, \, , \ \ .\, A2 \ (\, n\, \_5\, 9\, 1\, )\, \, , \ \ .\, ZN \ (\, n\, \_6\, 3\, 2\, )\, )\, ;
291
           NAND2_X1 g26(.A1 (n_655), .A2 (n_638), .ZN (n_639));
292
           {\rm AND2\_X1~g27} \, (\, .\, {\rm A1~(led\_o\,[6]\,)} \, , \quad .\, {\rm A2~(n\_1114\,)} \, , \quad .\, {\rm Z~(n\_638\,)} \, ) \, ;
293
           AND2\_X1 \ g24504 \left( \, .\, A1 \ \left( \, n\, \_559 \, \right) \, , \quad .\, A2 \ \left( \, n\, \_765 \, \right) \, , \quad .\, Z \ \left( \, n\, \_642 \, \right) \, \right);
294
           AND2_X1 g24505 (.A1 (n_755), .A2 (n_765), .Z (n_645));
           NAND2_X1 g24514(.A1 (n_738), .A2 (n_899), .ZN (n_655));
295
           NOR2_X1 g24516(.A1 (n_286), .A2 (i2c_write_o), .ZN (n_653));
296
297
           AND2\_X2 \ g63\_dup \ (\, .A1 \ (\, n\_653 \,) \ , \ .A2 \ (\, n\_1038 \,) \ , \ .Z \ (\, n\_657 \,) \,) \,;
298
           AOI21\_X1 \ g24519 \left(.A1 \ (n\_657) \,, \ .A2 \ (n\_899) \,, \ .B \ (n\_116) \,, \ .ZN \ (n\_659) \right);
299
           BUF\_X1 \ fopt24521 \, (\, .\, I \ (\, n\_1039 \, ) \, , \ .Z \ (\, n\_664 \, ) \, ) \, ;
300
           AND2_X2 g24528 (.A1 (n_676), .A2 (n_1037), .Z (n_677));
301
           NOR2\_X1 \ g24529 \ (.\, A1 \ (\, n\_760\,) \ , \ .A2 \ (\, n\_326\,) \ , \ .ZN \ (\, n\_676\,) \ ) \ ;
302
           NOR2_X1 g28(.A1 (n_758), .A2 (n_85), .ZN (n_680));
303
           NOR2\_X1 \ g24535 \ (\, .\, A1 \ (\, n\_688 \,) \ , \ .\, A2 \ (\, n\_149 \,) \ , \ .\, ZN \ (\, n\_689 \,) \,) \,;
           NOR2_X1 g25(.A1 (n_851), .A2 (n_1042), .ZN (n_688));
304
305
           CLKBUF_X2 fopt24536 (.I (n_326), .Z (n_690));
306
           NAND2\_X1 \ g48 \ (\, .\, A1 \ (\, n\, \_716 \,) \ , \ .\, A2 \ (\, n\, \_702 \,) \ , \ .\, ZN \ (\, n\, \_703 \,) \,) \ ;
307
           NAND2_X1 g49 (.A1 (n_701), .A2 (n_77), .ZN (n_702));
308
           INV_X2 g50(.I (n_700), .ZN (n_701));
309
           NAND3\_X2 \ g51 \ (\, .\, A1 \ (\, n\, \_775\,) \ , \quad .A2 \ (\, n\, \_607\,) \ , \quad .A3 \ (\, n\, \_699\,) \ , \quad .ZN \ (\, n\, \_700\,) \,) \ ;
310
           NOR2\_X2 \ g52 \, (\, .\, A1 \ (\, n\, \_286 \,) \,\, , \quad .\, A2 \ (\, i\, 2\, c\, \_w\, r\, i\, t\, e\, \_o \,) \,\, , \quad .ZN \ (\, n\, \_699 \,) \,) \,;
311
           NOR2\_X1 \ g61 \ (\ .A1 \ (\ n\_1143\ )\ , \ \ .A2 \ (\ n\_715\ )\ , \ \ .ZN \ (\ n\_716\ )\ )\ ;
           NOR2_X1 g62(.A1 (n_713), .A2 (n_714), .ZN (n_715));
312
313
           NAND3\_X1 \ g64 \ (\, .\, A1 \ (\, n\, \_680 \,) \ , \ .\, A2 \ (\, n\, \_1039 \,) \ , \ .\, A3 \ (\, n\, \_736 \,) \ , \ .\, ZN \ (\, n\, \_713 \,) \,) \ ;
314
           NAND2_X1 g65 (.A1 (n_699), .A2 (n_53), .ZN (n_714));
315
           NOR2\_X1 \ g60 \, (\, .\, A1 \ (\, n\, \_5\, 8\, 2\, )\, \, , \ \ .\, A2 \ (\, n\, \_7\, 1\, 5\, )\, \, , \ \ .\, ZN \ (\, n\, \_7\, 1\, 7\, )\, )\, ;
316
           OR2\_X2 \ g63 \left( \, .\, A1 \ \left( \, n\_714 \, \right) \, , \ \ .A2 \ \left( \, n\_158 \, \right) \, , \ \ .Z \ \left( \, n\_718 \, \right) \right);
317
           NOR2_X1 g76 (.A1 (n_720), .A2 (n_332), .ZN (n_721));
318
           INV_X1 g80 (.I (n_559), .ZN (n_720));
319
           NAND2_X1 g79 (.A1 (n_53), .A2 (n_559), .ZN (n_724));
320
           NOR2_X1 g77(.A1 (n_758), .A2 (n_332), .ZN (n_725));
321
           NOR2_X2 g10(.A1 (i2c_write_o), .A2 (reset_i), .ZN (n_727));
322
           BUF\_X4 \ g24540 \, (\, .\, I \ (\, state \, [\, 0\, ]\, )\, , \ .\, Z \ (\, i\, 2\, c\, \_w\, rit\, e\, \_o\, )\, )\, ;
323
           CLKBUF_X2 g24541 (.I (n_727), .Z (n_728));
324
           NAND4_X1 g71(.A1 (n_904), .A2 (n_734), .A3 (n_1039), .A4 (n_736), .ZN
325
                   (n<sub>-</sub>737));
326
           NOR2_X1 g72(.A1 (i2c_write_o), .A2 (n_381), .ZN (n_734));
327
           NOR2_X2 g24543 (.A1 (n_332), .A2 (reset_i), .ZN (n_736));
328
           AOI21_X1 g92(.A1 (n_738), .A2 (n_901), .B (reset_i), .ZN (n_740));
329
           AND2_X1 g93(.A1 (n_653), .A2 (n_1038), .Z (n_738));
           NOR2_X1 g287 (.A1 (n_751), .A2 (n_1036), .ZN (n_753));
330
331
           OAI21\_X1 \ g288 \, (\,.A1 \ (\,n\_748\,) \,\,, \ .A2 \ (\,n\_749\,) \,\,, \ .B \ (\,n\_1034\,) \,\,, \ .ZN \ (\,n\_751\,) \,) \,;
           INV_X1 g292 (.I (n_324), .ZN (n_748));
332
           NAND2_X1 g291(.A1 (n_567), .A2 (n_46), .ZN (n_749));
333
334
           NOR2-X2 g32(.A1 (n-381), .A2 (i2c_write_o), .ZN (n-755));
335
           CLKBUF_X12 fopt24551(.I (state[6]), .Z (n_758));
           NAND3_X1 g24552(.A1 (n_154), .A2 (n_1144), .A3 (n_770), .ZN (n_757));
336
           NAND2_X1 g24554 (.A1 (n_555), .A2 (state[6]), .ZN (n_760));
338
           NOR2\_X1 \ \ g24555 \ (.\,A1 \ \ (\, state \, [\, 6\, ]\, )\, , \ \ .A2 \ \ (\, error\_led\_o\, )\, , \ \ .ZN \ \ (\, n\_761\, )\, )\, ;
           INV\_X1 \ fopt24557 \, (\, .\, I \ (\, n\_763 \,) \, , \ .ZN \ (\, n\_764 \,) \,) \, ;
339
340
           BUF_X1 g24558(.I (state[6]), .Z (n_763));
341
           NOR2\_X1 \ g24559 \ (.A1 \ (state \ [6]\ ) \ , \ .A2 \ (n\_37) \ , \ .ZN \ (n\_765));
           INV_X2 g24562 (.I (n_1038), .ZN (n_767));
342
343
           NAND2\_X1 \ g24563 \left( .A1 \ (n\_767) \, , \ .A2 \ (n\_701) \, , \ .ZN \ (n\_770) \right);
           INV\_X2 \ g24566 \left(.\ I \ \left(\ state \left[\ \begin{array}{c} 1 \end{array}\right]\right), \ .ZN \ \left(\ n\_0 \ \right)\right);
344
345
           NOR2\_X2 \ g24567 \left( \, .\, A1 \ \left( \, n\_381 \, \right) \, , \ \ .A2 \ \left( \, n\_764 \, \right) \, , \ \ .ZN \ \left( \, n\_775 \, \right) \right);
346
           BUF_X1 g24570(.I (n_381), .Z (i2c_read_o));
           NOR2\_X2 \ g24571 \ (.\,A1 \ (\,n\_327\,) \ , \ .A2 \ (\,n\_777\,) \ , \ .ZN \ (\,n\_778\,) \,) \,;
347
```

```
INV\_X2 \ g24572 \left( \text{.I } \left( \text{state} \left[ \begin{array}{c} 3 \end{array} \right] \right), \ \text{.ZN } \left( \begin{array}{c} n\_777 \end{array} \right) \right);
348
349
           NOR2\_X2 \ g24575 \ (\, .\, A1 \ (\, n\_563 \,) \ , \ .\, A2 \ (\, n\_777 \,) \ , \ .\, ZN \ (\, n\_781 \,) \,) \,;
350
           OAI21\_X1 \ g24577 \ (.A1 \ (n\_777) \ , \ .A2 \ (n\_85) \ , \ .B \ (n\_62) \ , \ .ZN \ (n\_784));
351
           NAND3\_X2 \ g2 \ ( \ .A1 \ (n\_728) \ , \ \ .A2 \ (n\_850) \ , \ \ .A3 \ (n\_721) \ , \ \ .ZN \ (n\_851) ) \ ;
352
           NOR2_X1 g3(.A1 (n_758), .A2 (n_16), .ZN (n_850));
           NOR2\_X2 \ \ g24700 \ (.A1 \ (n_690) \ , \ .A2 \ (n_898) \ , \ .ZN \ (n_899));
353
354
           INV\_X1 \  \, fopt24701 \, (\, .\, I \  \, (\, state \, [\, 6\, ]\, )\, , \  \, .ZN \  \, (\, n\, \_898\, )\, )\, ;
355
           NOR2\_X1 \ g94\_dup24702 \ (.A1 \ (n\_690) \ , \ .A2 \ (n\_900) \ , \ .ZN \ (n\_901));
356
           INV_X1 fopt24703 (. I (state [6]), .ZN (n_900));
357
           NAND2\_X1 \ g24704 \ (.A1 \ (n_898) \ , \ .A2 \ (n_33) \ , \ .ZN \ (n_902)) \ ;
358
           INV\_X1 \ fopt24705 \ (.\ I \ (n\_898) \ , \ .ZN \ (n\_903)) \, ;
           NOR2_X1 g24706(.A1 (n_900), .A2 (n_559), .ZN (n_904));
NOR3_X1 g24707(.A1 (n_900), .A2 (n_567), .A3 (n_75), .ZN (n_905));
359
360
361
           NAND2\_X1 \ g7 \left( \, .\, A1 \ \left( \, n\_755 \, \right) \, , \ \ .A2 \ \left( \, n\_559 \, \right) \, , \ \ .ZN \ \left( \, n\_908 \, \right) \, \right);
362
           NAND2_X1 g24734 (.A1 (n_935), .A2 (n_937), .ZN (n_938));
           NOR3_X1 g95(.A1 (n_1143), .A2 (n_543), .A3 (n_551), .ZN (n_935));
363
           OAI21_X1 g94(.A1 (n-701), .A2 (n-155), .B (n-936), .ZN (n-937)); INV_X1 g96(.I (n-62), .ZN (n-936));
364
365
366
           NAND2\_X1 \ g24757 \left( \, .\, A1 \ \left( \, n\_970 \, \right) \, , \ \ .A2 \ \left( \, n\_184 \, \right) \, , \ \ .ZN \ \left( \, n\_971 \, \right) \right);
367
           NAND2-X1 g24758 (.A1 (n-1029), .A2 (n-969), .ZN (n-970));
           AND2_X1 g1(.A1 (i2c_command_byte_o[4]), .A2 (n_968), .Z (n_969));
368
369
           INV_X1 g24760 (.I (reset_i), .ZN (n_968));
370
           OR4_X1 g24786 (.A1 (raw_buffer [4]), .A2 (raw_buffer [3]), .A3
371
                  (raw_buffer[6]), .A4 (raw_buffer[5]), .Z (n_1009));
372
           NAND3\_X1 \ g24787 \ (\, .A1 \ (\, n\_655 \,) \ , \ .A2 \ (\, led\_o \, [\, 3 \,] \,) \ , \ .A3 \ (\, n\_1114 \,) \ , \ .ZN
373
                   (n_1010));
374
           NAND4\_X1 \ g24789 \ (.A1 \ (n\_778) \ , \ .A2 \ (n\_755) \ , \ .A3 \ (n\_642) \ , \ .A4 \ (n\_246) \ ,
375
                   .ZN (n_1012);
376
           NAND2_X1 g24794 (.A1 (n_187), .A2 (n_1025), .ZN (n_1026));
           BUF\_X1 \ fopt132 (.I \ (n\_1024), \ .Z \ (n\_1025));
377
           NAND2\_X2 \ g126 \ ( \ .A1 \ \ ( \ n\_1021 \ ) \ , \ \ .A2 \ \ ( \ n\_1131 \ ) \ , \ \ .ZN \ \ ( \ n\_1024 \ ) \ );
378
379
           NOR2_X2 g130 (.A1 (n_767), .A2 (n_36), .ZN (n_1021));
380
           NAND3\_X1 \ g123 \left( \ .\ A1 \ \left( \ n\_1025 \ \right) \ , \ \ .A2 \ \left( \ n\_184 \ \right) \ , \ \ .A3 \ \left( \ n\_28 \ \right) \ , \ \ .ZN \ \left( \ n\_1027 \ \right) \right);
381
           NAND2\_X1 \ g122 \ (\ .A1 \ (\ n\_1024\ )\ , \ \ .A2 \ (\ n\_1012\ )\ , \ \ .ZN \ (\ n\_1028\ )\ )\ ;
382
           NAND2_X1 g127(.A1 (n_1021), .A2 (n_114), .ZN (n_1029));
           NOR2\_X1 \ g124 \left( .\,A1 \ \left( \, n\_1030 \, \right) \, , \ .\,A2 \ \left( \, n\_79 \, \right) \, , \ .\,ZN \ \left( \, n\_1031 \, \right) \right);
383
           CLKBUF_X2 fopt24795 (.I (n_1130), .Z (n_1030));
384
385
           NOR2_X1 g125(.A1 (n_1030), .A2 (n_95), .ZN (n_1032));
386
           NAND3_X1 g24796 (.A1 (n-1033), .A2 (n-777), .A3
387
                   \left(\,\,i\,2\,c\,\,{}_{-}d\,a\,t\,a\,\,{}_{-}o\,u\,t\,\,{}_{-}v\,a\,l\,i\,d\,\,{}_{-}i\,\,\right)\,,\quad .\,ZN\  \, \left(\,n\,\,{}_{-}10\,3\,4\,\,\right)\,\right);
388
           BUF_X4 g24797(.I (state[4]), .Z (n_1033));
389
           AND3_X1 g24798 (.A1 (n_324), .A2 (n_1035), .A3 (n_80), .Z (n_1036));
           BUF_X1 fopt24799(.I (n_1033), .Z (n_1035));
390
391
           NOR3\_X1 \ g24800 \ (.A1 \ (n\_320) \ , \ .A2 \ (n\_1033) \ , \ .A3 \ (n\_527) \ , \ .ZN \ (n\_1037));
392
           NOR2\_X2 \ \ g24801 \ (\ .A1 \ \ (\ n\_320\ )\ , \ \ .A2 \ \ (\ n\_1033\ )\ , \ \ .ZN \ \ (\ n\_1038\ )\ )\ ;
393
           NOR2\_X2 \ \ g24802 \ (\ .\, A1 \ \ (\ n\_1033\ )\ , \ \ .\, A2 \ \ (\ n\_777\ )\ , \ \ .ZN \ \ (\ n\_1039\ )\ )\ ;
394
           NAND2_X1 g24803 (.A1 (n_777), .A2 (n_1033), .ZN (n_1040));
395
           NOR2\_X1 \ g57\_dup24804 \left( .\,A1 \ \left( \, n\_324 \, \right) \, , \ .\,A2 \ \left( \, n\_1035 \, \right) \, , \ .ZN \ \left( \, n\_1041 \, \right) \right);
396
           OR3\_X1 \ g24805 \ (\, .\, A1 \ (\, n\_596 \,) \ , \ .\, A2 \ (\, n\_1035 \,) \ , \ .\, A3 \ (\, n\_324 \,) \ , \ .\, Z \ (\, n\_1042 \,) \,) \,;
397
           OAI21\_X1 \ \ g24873 \ (\, .A1 \ \ (\, n\_191\,) \ , \ \ .A2 \ \ (\, n\_173\,) \ , \ \ .B \ \ (\, n\_1150\,) \ , \ \ .ZN \ \ (\, n\_1107\,) \,) \,;
398
           OAI21\_X1 \ g24879 \left(.A1 \ (n\_176) \,, \ .A2 \ (n\_178) \,, \ .B \ (n\_1151) \,, \ .ZN \ (n\_1112) \right);
399
           NAND2X2 g24884 (.A1 (n-657), .A2 (n-899), .ZN (n-1113));
           OAI21_X1 g24885(.A1 (n_176), .A2 (n_173), .B (n_1152), .ZN (n_1117)); INV_X1 g24886(.I (reset_i), .ZN (n_1114));
400
401
402
           INV_X1 g19(.I (n_1130), .ZN (n_1131));
403
           NAND3_X1 g20 (.A1 (n_727), .A2 (n_761), .A3 (n_53), .ZN (n_1130));
           NOR2_X1 g24909 (.A1 (n_1142), .A2 (n_1143), .ZN (n_1144));
404
405
           NOR3\_X1 \ g53 \ (\, .A1 \ (\, n\_262 \,) \ , \ .A2 \ (\, n\_87 \,) \ , \ .A3 \ (\, n\_767 \,) \ , \ .ZN \ (\, n\_1142 \,) \,) \,;
           INV_X1 g54(.I (n_737), .ZN (n_1143));
406
407
           NAND3\_X1 \ g24915 \left( .\,A1 \ \left( \, n\_1113 \, \right) \, , \ .\,A2 \ \left( \, led\_o \left[ \, {\color{red}1} \, \right] \, \right) \, , \ .\,A3 \ \left( \, n\_1114 \, \right) \, , \ .\,ZN
408
                   (n_1150);
409
           NAND3_X1 g24916 (.A1 (n_1113), .A2 (led_o[7]), .A3 (n_1114), .ZN
410
                   (n<sub>-</sub>1151));
           NAND3_X1 g24917 (.A1 (n_1113), .A2 (led_o[5]), .A3 (n_1114), .ZN
411
                  (n<sub>-</sub>1152));
412
        endmodule
413
```