
100
75
50
25
0
SR (%)
0
50
100
150
200
Added latency (ms)
Table 1
Design preview.
Pending:
$\pi_{0.5}$+SE(3)
DynamicVLA
OpenWAM-α
DynamicWAM+SE(3)
SE(3)-WAM
ACT