DESCRIPTION — The SN54LS/74LS182 is a high-speed Carry Lookahead Generator. It is generally used with the SN54LS/74LS181 4-Bit Arithmetic Logic Unit to provide high speed lookahead over word lengths of more than four bits. The carry lookahead generator is fully compatible with all members of the Motorola TTL Family.

- PROVIDES CARRY LOOKAHEAD ACROSS A GROUP OF FOUR ALUS
- MULTI-LEVEL LOOKAHEAD FOR HIGH-SPEED ARITHMETIC **OPERATION OVER LONG WORD LENGTHS**
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION **EFFECTS**

SN54LS182 SN74LS182

CARRY LOOKAHEAD GENERATOR

LOW POWER SCHOTTKY

HIGH	LOW
0.5 U.L.	0.25 U.L.
3.5 U.L.	1.75 U.L.
4.0 U.L.	2.0 U.L.
2.0 U.L.	1.0 U.L.
2.0 U.L.	1.0 U.L.
1.5 U.L.	0.75 U.L.
1.0 U.L.	0.5 U.L.
10 U.L.	5 (2.5) U.L.
10 U.L.	5 (2.5) U.L.
10 U.L.	5 (2.5) U.L.
	0.5 U.L. 3.5 U.L. 4.0 U.L. 2.0 U.L. 1.5 U.L. 1.0 U.L. 10 U.L. 10 U.L.


LOADING (Note a)

4	3 2 1 15 14 6 5
13 — C _n	GO P1 G1 P2 G2 P3 G3 G 0-10
L	12 11 9
	V _{CC} = Pin 16 GND = Pin 8

LOGIC SYMBOL

GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)


NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

a. 1 Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW

(Note b)

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



FUNCTIONAL DESCRIPTION — The SN54LS/74LS182, carry lookahead generator accepts up to four pairs of active LOW Carry Propagate $\{P_0, P_1, P_2, P_3\}$ and Carry Generate $(\overline{G}_0, \overline{G}_1, \overline{G}_2, \overline{G}_3)$ signals and an active HIGH Carry Input (C_n) and provides anticipated active HIGH carries $(C_{n+y}, C_{n+y}, C_{n+y})$ across four groups of binary adders. The SN54LS/74LS182 also has active LOW Carry Propagate (\overline{P}) and Carry Generate (\overline{G}) outputs which may be used for further levels of lookahead.

The logic equations provided at the outputs are:

$$\begin{array}{l} c_{n+x} = c_0 + p_0 c_n \\ c_{n+y} = c_1 + p_1 c_0 = p_1 p_0 c_n \\ c_{n+z} = c_2 + p_2 c_1 = p_2 p_2 c_0 + p_2 p_1 p_0 c_n \\ c_n = c_3 + p_3 c_2 + p_3 p_2 c_1 + p_3 p_2 p_1 c_0 \\ c_n = c_3 + p_3 c_2 + p_3 p_2 c_1 + p_3 p_2 p_1 c_0 \end{array}$$

Also, the SN54LS/74LS182 can be used with binary ALUs in an active LOW or active HIGH input operand mode. The connections to and from the ALU to the carry lookahead generator are identical in both cases.

TR	ITH	TARI	_

						TRUTH	IABL	E					
	INPUTS								0	UTPUTS			
Cn	\bar{G}_0	P ₀	G ₁	P ₁	G ₂	P ₂	G ₃	P ₃	C _{n+x}	C _{n+y}	C _{n+z}	G	P
х	н	н	· -						L				
L	н	×											
x	L	×							H				
Н	×	L							н				
X	х	×	н	н									
x	н	н	н	×						L			
L	Н	×	н	×					ļ	L			
x	×	×	L	×					ĺ	н			
х	L	×	×	L						н			
H	×	L	×	L						н			
X	×	×	х	×	Н	н	_				L		
X	×	X	н	н	н	×					L		
х	н	н	н	×	н	×					L		
L	н	x	н	×	н	x					L		
X	x	×	х	×	L	×					н		
Х	X	×	L	×	×	L					н		
х	L	×	×	L	×	L					н		
н	×	L	×	L	×	L					н		
	X		X	×	×	×	н	н				н	
	×		×	×	н	н	н	×				н	
	×		н	н	н	x	н	×				н	
	н		н	×	н	×	н	х				н	
	×		×	×	×	×	L	×				L	
	X		X	×	L	×	×	L				L	
	×		L	×	×	L	×	L.				L	
	L		х	L	×	L	×	L				L	
		Н		х		х		х					н
		×		н		x		х					н
		×		×		н		x					н
		×		×		×		н					н
		L		L		L		L					L

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
¹ ОН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
ViH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs			
V _{IL}	Input LOW Voltage	54 74			0.7	٧	Guaranteed In All Inputs	put LOW Voltage for	
V _{IK}	Input Clamp Diode Volta		-0.65	-1.5	٧	V _{CC} = MIN	I _{IN} = −18 mA		
VoH	Output HIGH Voltage	54	2.5			٧	I _{OH} = MAX	V _{CC} = MIN, V _{IN} = V _{II} or V _{IL} per Truth Table	
· Un		74	2.7						
VOL	Output LOW Voltage	54,74		0.25	0.4	v		VCC = MIN, VIN = VIH	
VOL	Ontput Covv voltage	74		0.35	0.5		I _{OL} = 8.0 mA	or V _{IL} per Truth Table	
lін	C _n G ₂ G ₃ , P ₀ , P ₁ P ₂ P ₃ G ₁ C ₋				20 140 80 60 40 160	μΑ		N = 2.7 V CC = MAX	
	Cn Go, G2 G3, Po, P1 P2 P3 G1				0.7 0.4 0.3 0.2 0.8	mA		N = 7.0 V CC = MAX	
[‡] ΙL	Cn GO, G2 G3, PO, P1 P2 P3 G1				-0.4 -2.8 -1.6 -1.2 -0.8 -3.2	mA		IN = 0.4 V CC = MAX	
los	Output Short-Circuit Co	-20		-100	mA		OUT = 0 V		
lcc	Power Supply Current Total, Output HIGH				12	mA	Ve	CC = MAX	
	Total, Output LOW			<u> </u>	16	<u> </u>			

AC CHARACTERISTICS: $T_A = 25^{\circ}C$, $V_{CC} = 5.0$ V, $C_L = 15$ pF

SYMBOL	PARAMETER		LIMITS			
	TO THE LET	MIN TYP MAX UNITS		TEST CONDITIONS		
^t PLH ^t PHL	$(C_n \text{ to } C_{n+x}, C_{n+y}, C_{n+z})$		12 17	25 30	ns	$\overline{P}_0 = \overline{P}_1 = \overline{P}_2 = \overline{G}$ nd, $\overline{G}_0 = \overline{G}_1 = \overline{G}_2 = 4.5$ V, Fig. 1
tPLH tPHL	$(\vec{P}_0, \vec{P}_1, \text{ or } \vec{P}_2 \text{ to } C_{n+x}, C_{n+y}, C_{n+z})$		9.0 10	21 22	ns	$\overline{P}_X = Gnd$ (if not under test), $C_n = \overline{G}_0 = \overline{G}_1 = \overline{G}_2 = 4.5 \text{ V, Fig. 2}$
tPLH tPHL	$(\overline{G}_0, \overline{G}_1, \text{ or } \overline{G}_2 \text{ to } C_{n+x}, C_{n+y}, C_{n+z})$		9.0 10	21 22	ns	$\widetilde{G}_X = 4.5 \text{ V (If not under test)},$ $C_n = \overline{P}_0 = \widetilde{P}_1 = \overline{P}_2 = \text{Gnd, Fig. 2}$
tPLH tPHL	(P 1, P 2 or P 3 to G)		12 8.0	24 20	ns	$\overline{P}_X = Gnd \text{ (If not under test),}$ $\overline{G}_0 = \overline{G}_1 = \overline{G}_2 = \overline{G}_3 = C_n = 0.0 \text{ V,}$ Fig. 1
^t PLH ^t PHL	(G ₀ , G ₁ , G ₂ or G ₃ to G)		13 8.0	25 20	ns	$\overline{G}_X = 4.5 \text{ V (if not under test),}$ $\overline{P}_1 = \overline{P}_2 = \overline{P}_3 = \text{Gnd, Fig. 1}$
^t PLH ^t PHL	(P 0, P 1, P 2 or P 3 to P)		12 8.0	24 20	ns	$\bar{P}_X = \text{Gnd (If not under test),}$ Fig. 1

AC WAVEFORMS




Fig.1




Fig. 2