# **Signetics**

# 74181, LS181, S181 Arithmetic Logic Units

4-Bit Arithmetic Logic Unit Product Specification

#### **Logic Products**

#### **FEATURES**

- Provides 16 arithmetic operations: ADD, SUBTRACT, COMPARE, DOUBLE, plus 12 other arithmetic operations
- Provides all 16 logic operations of two variables: Exclusive-OR, Compare, AND, NAND, NOR, OR, plus 10 other logic operations
- Full lookahead carry for highspeed arithmetic operation on long words

#### DESCRIPTION

The '181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs ( $S_0-S_3$ ) and the Mode Control Input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74181	22ns	91mA
74LS181	22ns	21mA
74S181	11ns	120mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGE V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C
Plastic DIP	N74181N, N74LS181N, N74S181N

#### NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	748	74LS				
Mode	Input	1ul	1Sul	1LSul				
Ā or B	Inputs	3ul	3Sul	3LSul				
S	Inputs	4ul	4Sul	4LSul				
Carry	Input	5ul	5Sul	5LSul				
$F_0 - F_3 = B$ , $C_{n+4}$	Outputs	10ul	10Sul	10LSul				
G	Output	10ul	10Sul	40LSul				
P	Output	10ul	10Sul	20LSul				


#### NOTE:

Where a 74 unit load (ul) is understood to be 40 $\mu$ A I $_{IH}$  and -1.6mA I $_{IL}$ , a 74S unit load (Sul) is 50 $\mu$ A I $_{IH}$  and -2.0mA I $_{IL}$ , and 74LS unit load (LSul) is 20 $\mu$ A I $_{IH}$  and -0.4mA I $_{IL}$ .


### PIN CONFIGURATION



### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)



### 74181, LS181, S181

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control Input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the Cn+4 output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate). P and G are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output (Cn + 4) signal to the Carry input (Cn) of the next unit. For high-speed operation the device is used in conjunction with the '182 carry lookahead circuit. One carry lookahead package is required for each group of four '181 devices. Carry lookahead can be provided at various levels and offers highspeed capability over extremely long word lenaths.


The A = B output from the device goes HIGH when all four  $\bar{F}$  outputs are HIGH and can be used to indicate logic equivalence over 4 bits when the unit is in the subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than 4 bits. The A = B signal can also be used with the  $C_{n+4}$  signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied.

Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus, a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

#### LOGIC DIAGRAM



5-351

74181, LS181, S181

## MODE SELECT - FUNCTION TABLE


	MODE SEL	ECT INPU	TS	ACTIVE HIGH INPUTS & OUTPUTS				
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Logic (M = H)	Arithmetic** (M = L) (C <sub>n</sub> = H)			
L	L	L	L	Ā	Α			
L	L	L	H	A + B	A+B			
L	L	H	L	ĀB	A + B			
L	L	Н	H	Logical 0	minus 1			
L	∫ н	L	L	AB	A plus AB			
L	j H	L	Н	B	(A + B) plus AB			
L	H	Н	L	A⊕B	A minus B minus 1			
L	Н	H	Н	AB	AB minus 1			
Н	l L	L	L	Ā+B	A plus AB			
Н	L	L	Н	Ā⊕B	A plus B			
Н	L	н	L	В	(A + B) plus AB			
Н	L	Н	Н	AB	AB minus 1			
Н	H	L	L	Logical 1	A plus A*			
H	Н	L	Н	A + B	(A + B) plus A			
Н	Н	Н	L	A + B	(A + B) plus A			
Н	Н	н	Н	A	A minus 1			

	MODE SEL	ECT INPU	TS	ACTIVE LOW INPUTS & OUTPUTS				
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Logic (M = H)	Arithmetic** (M = L) (C <sub>n</sub> = L)			
L	L	L	L	Ā	A minus 1			
L	L	l L	H	ĀB	AB minus 1			
L	j L	H	L	A + B	AB minus 1			
L	L	Н	Н	Logical 1	minus 1			
L	H	L	L	A + B	A plus (A + B)			
L	] H	L	Н	B	AB plus (A + B)			
L	H	Н	L	A⊕B	A minus B minus 1			
L	Н	H.	Н	A + B	A + B			
Н	L	L	L	ĀB	A plus (A + B)			
Н	L	L	Н	A⊕B	A plus B			
Н	L	Н	L.	В	AB (A + B)			
Н	L	Н	Н	A+B	A + B			
Н	н	L	L	Logical 0	A plus A*			
Н	Н	L	н	AB	AB plus A			
Н	Н	Н	L	AB	AB plus A			
Н	Н	н	н	Α	A			

L = LOW voltage

H = HIGH voltage level

<sup>\*\*</sup>Arithmetic operations expressed in 2s complement notation.



<sup>\*</sup>Each bit is shifted to the next more significant position.

74181, LS181, S181

#### ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	748	UNIT
V <sub>CC</sub>	Supply voltage	7.0	7.0	7.0	٧
V <sub>IN</sub>	Input voltage	-0.5 to +5.5	-0.5 to +5.5	-0.5 to +5.5	٧
I <sub>IN</sub>	Input current	-30 to +5	-30 to +1	-30 to +5	mA
Vout	Voltage applied to output in HIGH output state	-0.5 to +V <sub>CC</sub>	-0.5 to +V <sub>CC</sub>	-0.5 to +V <sub>CC</sub>	٧
TA	Operating free-air temperature range		0 to 70		°C

#### RECOMMENDED OPERATING CONDITIONS

		74			74LS			74S			
	PARAMETER	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
ViH	HIGH-level input voltage	2.0			2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+0.8			+0.8	٧
l <sub>IK</sub>	Input clamp current			-12			-18			-18	mA
Іон	HIGH-level output current			-800			-400			-1000	μΑ
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

#### SUM MODE TEST TABLE !

**FUNCTION INPUTS:**  $S_0 = S_3 = 4.5V$ ,  $S_1 = S_2 = M = 0V$ 

		OTHER INPU	IT, SAME BIT	OTHER DA	TA INPUTS	OUTPUT UNDER	
PARAMETER	INPUT UNDER TEST	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	TEST	
t <sub>PLH</sub> t <sub>PHL</sub>	Āi	B <sub>i</sub>	None	Remaining Ā and B	C <sub>n</sub>	F <sub>i</sub>	
t <sub>PLH</sub>	Bi	Āi	None	Remaining Ā and B	C <sub>n</sub>	F <sub>i</sub>	
t <sub>PLH</sub> t <sub>PHL</sub>	Āi	Bi	None	None	Remaining Ā and B, C <sub>n</sub>	P	
t <sub>PLH</sub> t <sub>PHL</sub>	l Di	Āi	None	None	Remaining Ā and B, C <sub>n</sub>	P	
t <sub>PLH</sub> t <sub>PHL</sub>	Āi	Ā <sub>i</sub> None Ē <sub>i</sub> Remaining		Remaining B	Remaining Ā, C <sub>n</sub>	G	
t <sub>PLH</sub> t <sub>PHL</sub>	Bi	None	Āi	Remaining B	Remaining A,	G	
t <sub>PLH</sub> t <sub>PHL</sub>	Āi	None	Bi	Remaining B	Remaining Ā, C <sub>n</sub>	C <sub>n + 4</sub>	
t <sub>PLH</sub> t <sub>PHL</sub>	B̄ <sub>i</sub>	None	Āi	Remaining B	Remaining Ā, C <sub>n</sub>	C <sub>n + 4</sub>	
t <sub>PLH</sub>	Cn	None	None	All Ā	All B	Any F or C <sub>n+4</sub>	

Signetics Logic Products Product Specification

## Arithmetic Logic Units

74181, LS181, S181

## DIFF MODE TEST TABLE II

**FUNCTION INPUTS:**  $S_0 = S_3 = 4.5V$ ,  $S_1 = S_2 = M = 0V$ 

PARAMETER	INPUT UNDER TEST	OTHER INPL	T, SAME BIT	OTHER DA	ATA INPUTS	OUTPUT UNDER
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	TEST
t <sub>PLH</sub>	Āi	None	B <sub>i</sub>	Remaining Ā	Remaining B, C <sub>n</sub>	Fi
t <sub>PLH</sub> t <sub>PHL</sub>	Bi	Ā	None	Remaining Ā	Remaining B, C <sub>n</sub>	F <sub>i</sub>
t <sub>PLH</sub>	Ā	None	B <sub>i</sub>	None	Remaining A and B, C <sub>n</sub>	P
t <sub>PLH</sub>	Bi	Āi	None	None	Remaining Ā and B, C <sub>n</sub>	P
t <sub>PHL</sub>	Ā	Bi	None	None	Remaining Ā and B, C <sub>n</sub>	<u> </u>
t <sub>PLH</sub>	B <sub>i</sub>	None	Ā	None	Remaining Ā and B, C <sub>n</sub>	G
t <sub>PHL</sub>	Āi	None	B <sub>i</sub>	Remaining Ā	Remaining B, C <sub>n</sub>	A = B
t <sub>PLH</sub>	B <sub>i</sub>	Ā	None	Remaining Ā	Remaining B, C <sub>n</sub>	A = B
t <sub>PLH</sub>	Āi	B <sub>i</sub>	None	None	Remaining Ā and B, C <sub>n</sub>	C <sub>n + 4</sub>
t <sub>PLH</sub> t <sub>PHL</sub>	Ĩ,	None	Āi	None	Remaining Ā and B, C <sub>n</sub>	C <sub>n+4</sub>
t <sub>РНL</sub>	C <sub>n</sub>	None	None	All Ā and B	None	Any F or C <sub>n+4</sub>

## LOGIC MODE TEST TABLE III

PARAMETER	INPUT UNDER	OTHER INPU	T, SAME BIT	OTHER DA	TA INPUTS	OUTPUT	FUNCTION
	TEST	Apply 4.5V	Apply GND Apply 4.5V		Apply GND	UNDER TEST	FUNCTION
t <sub>PLH</sub>	Āi	Bi	None	None	Remaining Ā and B, C <sub>n</sub>	F <sub>i</sub>	$S_1 = S_2 = M = 4.5V$ $S_0 = S_3 = 0V$
t <sub>PLH</sub>	Β̄ <sub>i</sub>	Āi	None	None	Remaining Ā and B, C <sub>n</sub>	Fi	$S_1 = S_2 = M = 4.5V$ $S_0 = S_3 = 0V$

74181, LS181, S181

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						74181		7	74LS181	1		745181		UNIT
	PARAMETER	TEST	CONDITIO	DNS'	Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	OMIT
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC} = MIN,$ $V_{IH} = MIN,$ $V_{IL} = MAX,$ $I_{OH} = MAX$	Any output A = B	except	2.4	3.4		2.7	3.4		2.7	3.4		٧
			I <sub>OL</sub> = MAX All outputs			0.2	0.4		0.35	0.5			0.5	٧
		V <sub>CC</sub> = MIN,	I <sub>OL</sub> = 4mA						0.25	0.4				V
V <sub>OL</sub>	LOW-level output voltage	V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX	I <sub>OL</sub> = 16mA G output						0.47	0.7				v _
			I <sub>OL</sub> = 8mA P output						0.35	0.5				٧
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = I <sub>IK</sub>				-1.5			-1.5			-1.2	٧
			Mode inpu	t			1.0			0.1	_		1.0	mA
1.	Input current at maximum input	V <sub>CC</sub> = MAX	Ā or B ing	outs			1.0			0.3			1.0	mA
l <sub>l</sub>	voltage	ACC - MIVY	S inputs				1.0			0.4			1.0	mA
			Carry inpu	t			1.0			0.5			1.0	mA
				Mode input			40	_				ļ	-	μΑ
		V <sub>1</sub> = 2.4V	Ā or B inputs			120							μΑ	
				S inputs			160					ļ		μΑ
	HIGH-level input	V <sub>CC</sub> = MAX		Carry input		L	200					<u> </u>	-	μΑ
l <sub>IH</sub>	current	VCC - 10170X		Mode input						20		ļ	50	μΑ
			V <sub>I</sub> = 2.7V	Ā or B inputs						60			150	μΑ
			,	S inputs						80		ļ	200	μΑ
				Carry input						100		ļ <u>-</u>	250	μΑ
				Mode input			-1.6			-0.4	ļ		ļ	mA
			V <sub>1</sub> = 0.4V	Ā or B inputs			-4.8			-1.2				mA
				S inputs			-6.4	L		-1.6	<u> </u>			mA
	LOW-level input	V <sub>CC</sub> = MAX		Carry input			-8			-2				mA
Ι <sub>Ι</sub> L	current	ACC - MIVY		Mode input							<u> </u>	Ļ	-2	mA
			V <sub>i</sub> = 0.5V	Ā or B inputs									-6	mA
			1	S inputs							<u> </u>	<u> </u>	-8	mA
				Carry input						ļ	<u> </u>		-10	mA
Юн	HIGH-level output current	V <sub>IH</sub> = MIN, A = B only	V <sub>IL</sub> = MAX,	V <sub>OH</sub> = 5.5V			250			100			250	μΑ
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX A = B	Any outpu	t except	-18		-57	-15		-100	-40	-	-100	mA
1-	Supply current <sup>4</sup>	V <sub>CC</sub> = MAX		Note 4a		88	140	<u> </u>	20	34	1	120	220	mA
Icc	(total)	ACC = INIWY		Note 4b		94	150		21	37		120	220	mA

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- 3. los is tested with V<sub>OUT</sub> = +0.5V and V<sub>CC</sub> = V<sub>CC</sub> MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

<sup>4.</sup> I<sub>CC</sub> is measured with the following conditions: a. S<sub>O</sub> through S<sub>3</sub>, M, and A inputs are at 4.5V, other inputs grounded, all outputs open. b. S<sub>0</sub> through S<sub>3</sub> and M inputs are at 4.5V, other inputs grounded, all outputs open.


74181, LS181, S181


## AC ELECTRICAL CHARACTERISTICS $T_A = 25\,^{\circ}\text{C}, \ V_{\text{CC}} = 5.0\text{V}$

			<u></u>	74	74	ILS	7	48		
	PARAMETER	TEST CONDITIONS		15pF 400Ω		15pF 2kΩ		15pF 280Ω	UNIT	
•	Dronner L.		Min	Max	Min	Max	Min	Max		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay C <sub>n</sub> to C <sub>n+4</sub>	M = 0V, Sum or Diff Mode see Waveform 2 and Tables I & II		18 19		27 20		10.5 10.5	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay  C <sub>n</sub> to F outputs	M = 0V, Sum or Diff Mode see Waveform 2 and Tables I & II		19 18		26 20		12	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A or B inputs to G output	$M=S_1=S_2=0V,\ S_0=S_3=4.5V$ Sum Mode, see Waveform 2 and Table I		19 19		29 23		12 12	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā or B inputs to G output	$M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II		25 25		32 32		15 15	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A or B inputs to P output	$M = S_1 = S_2 = 0V$ , $S_0 = S_3 = 4.5V$ Sum Mode, see Waveform 2 and Table I		19 25		30 30		12 12	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā or Ē inputs to Ē output	$M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II		25 25		30 33		15 15	ns	
PLH PHL	Propagation delay $\overline{A}_i$ or $\overline{B}_i$ inputs to $\overline{F}_i$ outputs	$M = S_1 = S_2 = 0V$ , $S_0 = S_3 = 4.5V$ Sum Mode, see Waveform 2 and Table I		42 32		32 20		16.5 16.5	ns	
PLH PHL	Propagation delay $\overline{A}_i$ or $\overline{B}_i$ inputs to $\overline{F}_i$ outputs	$M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II		48 34		32 32		20 22	ns	
PLH PHL	Propagation delay $\overline{A}_i$ or $\overline{B}_i$ inputs to $\overline{F}_i$ outputs	M = 4.5V, Logic Mode see Waveform 2 and Table III		48 34		33 38		20	ns	
PLH PHL	Propagation delay $\overline{A}$ or $\overline{B}$ inputs to $C_{n+4}$ output	$M = 0V$ , $S_0 = S_3 = 4.5V$ , $S_1 = S_2 = 0V$ Sum Mode, see Waveform 1 and Table I		43 41		38 38		18.5 18.5	ns	
PLH PHL	Propagation delay $\overline{A}$ or $\overline{B}$ inputs to $C_{n+4}$ outputs	M = 0V, $S_0 = S_3 = 0$ V, $S_1 = S_2 = 4.5$ V Diff Mode, see Waveform 4 and Table II		50 50		41 41		23 23	ns	
PLH PHL	Propagation delay  A or B inputs to A = B output	$M = S_0 = S_3 = 0V$ , $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II		50 48		50 62		23	ns	

## 74181, LS181, S181

#### **AC WAVEFORMS**





#### DEFINITIONS

 $R_L = Load$  resistor to  $V_{CC}$ ; see AC CHARACTERISTICS for value. CL = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}\text{\tiny{I}}}$   $t_{\text{THL}}$  Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	tTLH	t <sub>THL</sub>
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns