i.MX 8X ML Reference Design

MAJOR REVISION HISTORY:

PCB REV.	SCH. REV.	DESCRIPTION	DATE
1.0	1.0	REVIEW COMMENTS IMPLEMENTED DETAILED INFORMATION IN REV. HISTORY	04-OCT-2018
2.0	2.0	BETA CHANGES IMPLEMENTED AS PER DESIGN CHANGE TRACKER DOCUMENT.	24-DEC-2018
3.0	3.0	PROD. CHANGES IMPLEMENTED AS PER DESIGN CHANGE TRACKER DOCUMENT.	15-APR-2019

PAGE DESCRIPTION

PAGE01: COVER PAGE PAGE02: BLOCK DIAGRAM PAGE03: POWER SCHEME PAGE04: I2C ADDRESS TABLE PAGE05: i.MX 8X GPIO TABLE PAGE06: INPUT POWER SUPPLY PAGE07: POWER REGULATORS PAGE08: PMIC POWER SUPPLY PAGE09: i.MX 8X POWER GROUND PAGE10: i.MX 8X CONTROL

PAGE11: DDR DRAM INTERFACE PAGE12: SD CARD, NOR FLASH PAGE13: i. MX 8X RGMII ENET0

PAGE14: RJ45 MAGJACK AND IMU SENSOR

PAGE15: MICROPHONE INTERFACE

PAGE16: USB CONTROLLERS PAGE17: USB CONNECTORS PAGE18: HDMI INTERFACE PAGE19: Wi-Fi BT INTERFACE PAGE20: LTE MODULE INTERFACE

PAGE21: i.MX 8X PCIe. MIPI CSI PAGE22: i.MX 8X MIPI DSI, SAI, UART PAGE23: EXPANSION CONNECTORS

PAGE24: DEBUG UART AND USB PAGE25: RESET SCHEME AND LEDS


PAGE26: MISCELLANEOUS PAGE27: RIVISION HISTORY 1 PAGE28: RIVISION HISTORY 2 PAGE29: RIVISION HISTORY 3

PAGE30: RIVISION HISTORY 4

NOTES, UNLESS OTHERWISE SPECIFIED:

- 1. RESISTANCE VALUES ARE IN OHM.
- 2. PARTS NOT INSTALLED ARE INDICATED WITH 'DNP'.

PCB LAYER STACK-UP DETAILS:




Copper Thickness = 12.187 | Dielectric Thickness = 53.701 | Solder Mask Thickness = 2.000 | Stack Up Thickness = 65.888 |

PCB MECHANICAL DETAILS:


- 1. PCB SIZE: 85 mm X 100 mm
- 2. PCB THICKNESS: 1.62 mm
- 3. NUMBER OF LAYERS: 12
- 4. IMPEDANCE CONTROL: YES

Project Arrow_iMX8XML_RD Title i.MX 8X ML Reference Design		Designed by elnfochips The Solutions People An Arrow Company				
Size C	eInfochips#: 16_0064	4_03			Rev 3.0	
Date: N	Monday April 15 2019		Shee	t 1	of 30	

BLOCK DIAGRAM



POWER SCHEME



Size eInfochips#: 16_00644_03

Date:Monday, April 15, 2019

Sheet 3 of 30

I2C ADDRESS TABLE

DEVICE	DEVICE ADDRESS	I2C	IO LEVEL	BOARD
NXP PMIC #PF8100	0x08	PMIC_I2C	1.8V/3.3V	CPU
EXPANSION CONN (LS)	NOT FIX	M40.I2C0	1.8V	MEZZANINE
EXPANSION CONN (LS)	NOT FIX	ADMA.I2C2	1.8V	MEZZANINE
EXPANSION CONN (HS)	NOT FIX	MIPI_DSIO_I2CO	1.8V	MEZZANINE
EXPANSION CONN (HS)	NOT FIX	MIPI_CSIO_I2CO	1.8V	MEZZANINE
SENSOR ACCEL+GYRO	0x6D	M40.I2C0	1.8V	CPU
EEPROM	0xA0	M40.I2C0	1.8V	CPU
DSI TO HDMI BRIDGE	0x3C	ADMA_I2C1	3.3V	CPU
QUECTEL PCIe CONN	TBD	ADMA_I2C2	1.8V	MODULE
USB 3.0 HUB	0X60	ADMA_I2C1	3.3V	CPU
A71CH SECURITY IC	0X93	ADMA_I2C2	1.8V	CPU

Project		Designed by eInfochips					
Arrow_iMX8XML_RD		1					
Title		Letu	fochips	The Solut	ions l	People	
2C ADDRESS TABLE			n Arrow Company				
Size		•				Rev	
Size eInfochips#: 16_00644		4_03				3.0	
Date:Monday, April 15, 2019			Sheet	4	0	f 30	

i.MX 8X GPIO TABLE

GREEN HIGHLIGHTED GPIOS ARE THE CHANGES FROM ALPHA TO BETA D2P: MAROON HIGHLIGHTED GPIO IS THE CHANGES FROM BETA TO PRODUCTION

GPIO BANKO

GPIO01	OUTPUT BTREG_ON TO Wi-Fi+BT MODULE
GPIO04	FAN_CONTROL_GPIOO_04
GPIO05	SW_CTRL FROM Wi-Fi+BT MODULE
GPIO06	OUTPUT_USER LED2 CONTROL
GPIO07	OUTPUT_USER LED3 CONTROL
GPIO19	TO LOW SPEED EXPANSION CONNECTOR PIN#31
GPI020	TO LOW SPEED EXPANSION CONNECTOR PIN#27
GPIO29	TO LOW SPEED EXPANSION CONNECTOR PIN#23

GPIO BANK1

GPI000	TO LOW SPEED EXPANSION CONNECTOR PIN#29
GPIO01	TO LOW SPEED EXPANSION CONNECTOR PIN#33
GPIO02	INTERRUPT FROM ACCELERO + GYRO SENSOR
GPIO03	TO LOW SPEED EXPANSION CONNECTOR PIN#24
GPIO07	TO LOW SPEED EXPANSION CONNECTOR PIN#25
GPIO13	TO LOW SPEED EXPANSION CONNECTOR PIN#30
GPIO14	TO LOW SPEED EXPANSION CONNECTOR PIN#32
GPIO27	WL_BT_GPIO1_Wi-Fi+BT MODULE
GPIO28	WL_BT_GPIO2_Wi-Fi+BT MODULE
GPI031	TO LOW SPEED EXPANSION CONNECTOR PIN#26

GPIO BANK2

GPI000	TO LOW SPEED EXPANSION CONNECTOR PIN#28
GPIO03	OTG POWER ENABLE GPIO

Project Arrow iMX8XML RD		Designed	d by eInfochi	ps		
Title i.MX 8X GPIO TABLE 1		Infochips An Arrow Company The Solutions People				eople
Size C	eInfochips#: 16_0064	4_03				Rev 3.0
Date:Monday, April 15, 2019			Sheet	5	of	30

GPIO BANK3


GPIO00	VCC 1V2 EN GPIO3 0
G1 1000	VCC_1VZ_BIV_01 103_0
GPIO01	HDMI_INT
GPIO02	WAKE_HOST_GPIO3_2
GPI003	SIM_DETECT
GPIO07	TO LOW SPEED EXPANSION CONNECTOR PIN#34
GPIO08	CLOCK TO HIGH SPEED EXPANSION CONNECTOR
GPIO15	INPUT ETHERENT INTERRUPT
GPIO17	BT_DEV_WAKE FOR Wi-Fi+BT MODULE
GPIO22	INPUT BT_HOST_WAKE FROM Wi-Fi+BT MODULE
GPI023	INPUT WLAN_HOST_WAKE FROM Wi-Fi+BT MODULE
GPIO24	WLREG_ON

GPIO BANK4


GPIO00	FUNCTIONAL RESET OF CELLULAR MODULE_3.3V
GPIO01	SLEEP CONTROL GPIO
GPIO02	PCIE_WAKE_LTE TO CELLULAR MODULE_3.3V
GPIO04	USB_HUB_RST_N_3V3
GPIO06	W_DISABLE_GPIO
GPIO13	OUTPUT WRITE PROTECTION TO EEPROM
GPIO14	OUTPUT ETHERNET RESET
GPIO15	RF_SW_CONTROL
GPIO16	OUTPUT USER LED1 CONTROL
GPIO17	OUTPUT Wi-Fi LED CONTROL
GPIO18	OUTPUT BLUETOOTH LED CONTROL
GPIO21	OUTPUT_USER LED4 CONTROL

INPUT POWER SUPPLY

INPUT POWER & PROTECTION CIRCUIT



12V TO 5V @6A DC/DC CONVERTER



CAD Note:


1. There should be no traces routed under the Inductor


2. Input and output supply plane shall be as per Current requirement

Project Arrow_iMX8XML_RD		Designed	Designed by eInfochips				
Title INPUT POWER SUPPLY		The Solutions People				eople	
Size C	eInfochips#: 16_0064	4_03				Rev 3.0	
Date: M	onday, April 15, 2019		Sheet	6	of	30	

POWER REGULATORS

12V TO 5V @12A DC/DC CONVERTER





CAD Note:
1. There should be no traces routed under the Inductor
2. Input and output supply plane shall be as per Current requirement


5V TO 3.3V@2A AND 1.2V@1A DUAL BUCK REGULATOR


Project Arrow_iMX8XML_RD Title POWER REGULATORS		Designed by elnfochips The Solutions People An Arrow Company					
Size C	eInfochips#: 16_0064	14_03				Rev 3.0	
Date:	Monday, April 15, 2019		Sheet	7	0	f 30	

PMIC POWER SUPPLY AND LDOS Whole PMIC section is newely added **PMIC CONTROL** 10V C347 TuF GND VCC SCII 1V8 VCC SCU 1V8 Cad Note: Place three test points in a single row Put "PMIC I2C" in Silk Screen [12] SD SUPPLY SELECT SS VCC SD1 3V3 VCC LDO4 NC SD Supply Feedback circuit removed 4.7uF 6.3 V 4.7uF 6.3 V SD_SELECT pin given to PMIC **PMIC LDOs** CAD Note: Place decoupling capacitors near to the PMIC power pins VCC_GPU_1V1 VCC_CPU_1V1 VCC_DDRIO_1V1 Snubber tuning provision VCC_LDO3_NC VCC_SCU_1V8 R196 DNP 0E 16V DNP 10E C1675 | VCC MAIN 1V0 C364 C362 C363 C361 6.3V 6.3V 6.3V VCC CPU 1V Processor CPU supply (1.1V) CAD Note: Place decoupling capacitors near to the PMIC power pins VCC DDRIO 1V DDR supply (1.1V) Board 1.8V supply (1.8V) Project Designed by eInfochips Board 3.3V supply (3.3V) Arrow iMX8XML RD Infochips The Solutions People PMIC POWER SUPPLY AND LDOS Rev **PMIC SWITCHING REGULATORS** Size C eInfochips#: 16_00644_03 3.0 Date: Thursday, April 25, 2019 Sheet 8 of

i.MX 8X POWER GROUND


i.MX 8X GROUND






Project Arrow_iMX8 Title i.MX 8X PO	XML_RD WER GROUND	Designed by eInfochips The Solutions People		ople		
Size C	elefachina#: 15 00544 03			Rev 3.0		
Date: Monday, April 15, 2019			Sheet	9	of	30

i.MX 8X CONTROL




I2C level shifter removed

BOOT MODE SWITCH



Infinite LoopMode---- 1 1 1 0

TEST MODE ----- 1 1 1 1




JTAG_TMS = PU

JTAG_TCK = PD

JTAG_TDI = PU

TEST MODE SELECT = PD




Project Arrow_iMX8XML_RD Title i.MX 8X CONTROL		Designed by elnfochips The Solutions People An Arrow Company			
Size C	eInfochips#: 16_00644_03		Rev 3.0		
Date: Monday, April 15, 2019		Sheet	10 (of 30	


DDR DRAM INTERFACE 1. DDR single ended signal impedance should be routed with 42E 2.2uF 10 V 2. DDR Differencial signal impedance should be routed with 90E 0.22uF 2.2uF 10V 10 V 2.2uF 10 V 1uF 10V 2.2uF 10 V Place Decoupling capacitors near to pins VCC DDRIO 1V1 A4 VDD2, A4 A9 VDD2, A6 F5 VDD2, F5 VDD2, F5 H1 VDD2, F8 H1 VDD2, H1 K1 VDD2, H1 K2 VDD2, H1 K3 VDD2, H1 K10 VDD2, K1 K10 VDD2 VDD2 A4 i.MX8QXP-DDR 22uF 22uF 6.3V 22uF 6.3V G2 ODT_CA_A DDR_DQS1_F DDR_DQS1_N DDR_DM DMI0 B AB4 VDD2_U8 VDD2_AB4 VDD2_AB9 DQ0_B DQ1_B DQ2_B DQ3_B DQ4_B DQ5_B DQ6_B DQ7_B C179 C144 C90 0.22uF 0.22uF 0.22uI VDDQ_B5 VDDQ_B8 VDDQ_B10 VDDO_B10 VDDO_D1 VDDO_D5 VDDO_D8 VDDO_F10 VDDO_F3 VDDO_U10 VDDO_U10 VDDO_W10 VDDO_W10 VDDO_W10 VDDO_W3 VDDO_A43 VDDO_A48 VDDO_A410 DMI1 B C100 C215 0.22uF 0.22uF 10V 10V C143 C67 0.22uF 0.22uF 2.2uF 10V 10V 10 V ODT_CA_B DDR_DTO0_AC7 FAN OUT TO VIA DDR DTO1 Pullup ODT_CA_A/B on DDR ATO AB8 MT53B512M32D2NP-062 WT LPDDR4 memory. T11 RESET_N Do not connect this pin to processor DDR_VREFAD8 DDR VREE VDD_DDR_PLL_1P8 0.22uF 0.22uF 0.22uF 0.22uF 0.22uF 10V 10V 10V XG11 NC_G11 MTESPETSMSSDSNIP OCS WO FB8 / 120E VDD DDR PLL 1P Place Decoupling capacitors near to pins Project Designed by eInfochips Arrow_iMX8XML RD Infochips The Solutions People DDR INTERFACE Rev Size eInfochips#: 16_00644_03 3.0 Note: LPDDR4 4GB and 2GB parts are pin to pin compatible Date: Monday, April 15, 2019 Sheet 11 of

SD CARD, NOR FLASH AND EEPROM


Replaced QUAD NOR to OCTAL NOR




i. MX 8X RGMII ENETO




RJ45 MAGJACK, IMU SENSOR AND SECURITY IC






I2C EEPROM





INEMO INERTIAL MODULE




A71CH SECURE ELEMENT


Project Arrow_iMX8 Title RJ45 MAGJ		1	d by eInfoch	iips The Solutions	People
Size C	eInfochips#: 16_0064	eInfochips#: 16_00644_03			Rev 3.0
Date: Monday, April 15, 2019		Sheet	14 (of 30	







USB CONNECTORS








USB 2.0 MICRO-AB OTG CONNECTOR




USB 3.0 TYPE A CONNECTORS


Project Arrow_iMX8XML_RD Title USB CONNECTORS		Designed by eInfochips The Solutions People An Arrow Company			
					Size C
Date:	Monday, April 15, 2019		Sheet	17	of 30



Wi-Fi BLUETOOTH INTERFACE




USDHC0 SDIO PORT




Wi-Fi + BT MODULE

Project		Designed	os		
Arrow_iMX8	XML_RD				
Title		enfochips The Solutions		People	
Wi-Fi BLUET	OOTH INTERFACE	Anatow Company			
Size	1 (1' " 10 000				Rev
C	eInfochips#: 16_0064	14_03			3.0
Date: Mo	onday, April 15, 2019		Sheet	19 o	f 30


LTE MODULE INTERFACE



QUECTEL EC25 mini PCIE




MICRO SIM CARD CONNECTOR




VOLTAGE LEVEL TRANSLATOR

Project Arrow_iMX82 Title LTE MODUL	KML_RD E INTERFACE	Designed by eInfochips The Solutions People An Arrow Company The Solutions People The		s People	
Size C	eInfochips#: 16_0064	olnfoohine#: 16 00644 03			Rev 3.0
Date: Monday, April 15, 2019		Sheet	20	of 30	


i.MX 8X PCIe, MIPI CSI





Project Arrow_iMX8	XML_RD	Designed by eInfochips		ips	
Title i.MX 8X PCI	e, MIPI CSI	G ui	fochips n Arrow Company	he Solutior	ns People
Size C	eInfochips#: 16_0064	4_03			Rev 3.0
Date: Mo	nday, April 15, 2019		Sheet	21	of 30


i. MX 8X MIPI DSI, SAI, UART




CAD Note: MIPI DSI signals should be routed with 100E Impedance

Add Test points for via opening for all MIPI signals

i. MX 8X MIPI DSI




i. MX 8X SAI1, UART




i. MX 8X GPIOs, UART

Project Arrow_iMX8 Title i. MX 8X MII	XML_RD PI DSI, SAI, UART	Designed by		nips The Solutio	ns People
Size C	eInfochips#: 16_0064	elnfochips#: 16_00644_03			Rev 3.0
Date: Monday, April 15, 2019			Sheet	22	of 30


DEBUG UART AND USB




UART TO USB CONVERTER



DEBUG USB CONNECTOR




DEBUG 3.3V SUPPLY




UART VOLTAGE LEVEL TRANSLATORS

Project Arrow_iMX8 Title	-	1	by eInfochi	ps ne Solutions	s People
Size C	eInfochips#: 16_00644_03			Rev 3.0	
Date: N	Monday, April 15, 2019		Sheet	23 (of 30

EXPANSION CONNECTORS



HIGH SPEED EXPANSION CONNECTOR



DSI0 EMI+ESD

LOW SPEED EXPANSION CONNECTOR


Project Arrow_iMX8 Title	XML_RD	1	d by eInfochip fochips The	OS e Solutions	People
-	CONNECTORS				Rev
Size C	eInfochips#: 16_0064	4_03			3.0
Date: Monday, April 15, 2019		Sheet	24 o	f 30	

CSI MCN CONN CSI MCP CONN CSI MDNO CONN CSI MDPO CONN GSI MDPO CONN	U38 2 In 1- OUT 1- 19 1 In 1- OUT 1- 19 5 In 2- OUT 2- 6 6 A	MIPLOSIO_CLK_N [21] MIPLOSIO_CLK_P [21] MIPLOSIO_DATAO_N [2] MIPLOSIO_DATAO_P [21]
CSI MDNI CONN CSI MDPI CONN CSI MDNZ CONN CSI MDNZ CONN GSI MDNZ CONN	U35 2	MIPL CSIO DATAL N [2: MIPL CSIO DATAL P [2: MIPL CSIO DATA2 N [2: MIPL CSIO DATA2 P [2: GND
CSI MDNS CONN CSI MOPS CONN X	U34 2 In_1 - OUT_1 - 1 In_1 + OUT_2 + 4 In_2 - OUT_2 - 5 GND1 GND2 SP5003-04TIG	MIPI_CSI0_DATA3_N [21] MIPI_CSI0_DATA3_P [21]


CSI0 EMI+ESD

MISCELLANEOUS

MOUNTING HOLES




SHIELD CLIPS




Project		Designed by eInfochips				
Arrow_iMX8XML_RD		1				
Title		Letin	fochips	The Solutions	People	
MISCELLAN	EOUS		n Arrow Company			
Size					Rev	
eInfochips#: 16_0064		4_03			3.0	
Date: N	londay, April 15, 2019		Sheet	25 o	f 30	

RESET SCHEME AND LEDS

4X GREEN LEDs




YELLOW LED VCC 3VS LED3 VCC 3VS LED3 VCC 3VS VELLOW VELLOW VELLOW OTHEROSOCYTR EDSTONATE EDSTONATE



Date: Monday, April 15, 2019

Sheet

26 of



PCB REV	SCH REV	CHANGE DESCRIPTION	DATE	AUTHOR
	0.1	Initial draft version created for internal review	19/07/2018	elnfochips
1.0	0.2	DRC error generated and corrected Net name duplication removed TVS diode added at Swtich-3 for protection Series termination provision added on clock signals Pull up provision removed for SD card signals 2.2K pull up replaced for all I2C going to expansion connector Voltage input changed to 1.8V for Ethernet section of processor Pull up provision removed for SD card signals Block diagram replaced with version 0.7 PMIC replaced with tow LTM4643 devices ADM1266 power sequencer and monitor added Power supply rail name changed at entire design as per new power scheme USB 3.0 HUB replaced with Cypress part CYUSB3304-68LTXI SPI is replaced with I2C for USB HUB and I2C table updated accordingly GPIO4_0 used for communication between processor and ADM1266 Arrow Approved Power Scheme added DSI to HDMI chip is replaced with LVDS to HDMI chip so that blind burried vias will not be required in layou Processor symbol updated with LVDS instead of DSI port Review comment number 80 to 128 of Design review tracker implemented Reverse protection diode for 12V mezzanine supply added 27MHz crystal added for CVDS to HDMI converter Level translator added for communication between processor and ADM1266	01/08/2018	elnfochips
	0.3	R7696 pull down added at HPD pin of HDMI USB_OTG2_ID pin grounded as per unused pin recommendation from processor Hardware guideline PMIC_POR_B_3V3 added at U241 and ON_OFF_SWITCH_3V3 provided to directly at the gate of U238 C7875 is made DNP and will be mounted if any issue in programming of ADM1266 R7698 and R7699 added at processor side ADM_I2C As per Linaro comment, ADM_I2C pull up supply changed to AVDD_CAP instead of VCC_SCU_1V8 Pull up supply for U240 and U241 changed to AVDD_CAP Pull up provision and series resistor at enable pin location shifted near switcher As per ADI comment, C1792 value changed to 2.2pF instead of 2.2nF As per ADI comment, C7931 updated to 10uF and C7988 0.1uF added As per ADI comment, R7630 and R7634 swapped As per ADI comment, 100pF capacitors added between output and FB pin of LTM4643 As per ADI comment, Supply rail use case note added Test point TP111 for ground added and voltage level added in power net names R7588 mounted for POR, R7700 provision added	03/08/2018	eInfochips

Project Arrow_iMX8XML_RD Title REVISION HISTORY 1		Designed by eInfochips Infochips An Arrow Company The Solutions People			
Size C	eInfochips#: 16_0064	4_03			Rev 3.0
Date: N	Monday, April 15, 2019		Sheet	27 (of 30

PCB REV	SCH REV	CHANGE DESCRIPTION	DATE	AUTHOR
1.0	0.4	Debug LED indication from page 25 removed (D10,D11,D28,D29) Cover page modified for revision and I2C table updated with part name instead of part number At GPIO table, GPIO with 3.3V level highlighted in Bold text Mode pin pull down provision added at U227 and U228 C9796 added for more filtering and proper current sensing U16 and U243 added for I2C level translator ESD added on JTAG connector and U227, U228, U203, U229 symbol updated Net name updated for CSI signals at page 24 10K Pull up added at ADMA_I2C2_SCL_3V3, Duplicate pull up at ADMA_I2C2_SCL removed L11 power changed to 3.3V for GPIO, one level translator from page 8 removed Security IC U244 added, I2C table updated accordingly As per 96boards recommendation, FAN connector J5018 added Six mounting holes added instead of four GPIO location updated at processor pin no D10,H10 and A11 ADI comments(8 August) implemented, Level translators updated with new parts Cypress Comments (9 August) implemented - Decoupling cap added and crystal changed FB1712 removed as not required	13/08/2018	elnfochips
	0.5	Cypress Review comment(14Aug) implemented, GPIO table updated Chassis ground seperated for each Metal connector, FAN connector part changed and MOSFET added ADP2386 regulator updated as per desing fille calculator provided by ADI I2C level translator and GPIO level tranlator removed and 3.3V level signals from porcessor used ITE comments for LVDS to HDMI section implemented, J5.11 and J5.13 UART removed ADP2386 ground separated for AGND and DGND as per ADI comment, 12pF at Y6 added' SW_CTRL_GPIO4_15 added at page number 20 for firmware control, ETH LED indication logic changed GPIO3_08 used for extra clock on high speed connector, U13.p1 pin maded NC DSI to HDMI chip replaced at LVDS to HDMI section, More capacitors at DMIC supply added at page 16 VDD_A35 and VDD_GPU decoupling cap added as per MEK design, USB Mirco-AB connector part changed R249 made DNP, Crystal Y7 added and CTS of module is grounded as per LSR comment Connector J13 part number and symbol updated, R7795 added, J1001 part number changed USB port connection swapped for easy layout, shield clips added, OTG power added through Q18 and Q19 One more DMIC added at ESAI port as SAI2 and SAI3 ports is not confirmed for clock generation		eInfochips
	0.6	U40 part changed, All DMIC connection changed to ESAI port, Shield clip10,12 and 14 removed R317 and R318 position changed, R327 and TP42 added, 33pF added on SIM lines,U11 symbol changed USB Switch protection provision from HUB added, J17,U47,U54 symbol updated, SS cap location changed Grounding scheme at ADP5023 and LTM4643 changed, R325,R326 added, U40 nets changed, R187 mounte	04/10/2018 d	elnfochips
		R100,R198,R199,R202,R203 value changed, DSI0 ESD connection changed, EMI filter on HDMI added		

Project		Designed by eInfochips			
Arrow_iMX8	XML_RD	1			
Title		Infochips The Solutions People			People
REVISION F	REVISION HISTORY 2		inanow company		
Size					Rev
C	eInfochips#: 16_0064	4_03			3.0
Date: N	Monday, April 15, 2019		Sheet	28 o	f 30

PCB REV	SCH REV	CHANGE DESCRIPTION	DATE	AUTHOR
2.0	2.0	USB HUB resistor R24 made DNP and R148 mounted SD Card Detection logic corrected, Pulled down CD pin and Pulled up SWB FAN Drain and Source pin swaped MIC signal DMIC1_I2S_WS swapped to FSR of processor, TP49 added for FST Added PMIC in schematic. Level translators, ON/OFF Transistor (U55) & associated resistors removed Replaced QUAD NOR to OCTAL NOR and corrected Processor side pins nets to get Data4 to Data7 lines Removed SD_SELECT MOSFET due to addition of PMIC Assigned new location to 5 GPIOS Added 12 to 5V and 5V to 1.2V,3.3V Power converter section Updated GPIO details in Processor Symbol and match with the net name Make JTAG to be DNP Updated necessary correction for UART, Assigned full UART to BT. USB ILIMIT: R125, R128 removed, added Pull-ups to /FAULT pins I2S interface provision added for HDMI Audio EN & FAULT connection is removed for OTG ILIMIT IC GPIO tables are updated Removed R3588, R3587 & R129 pull-ups of USB ILIMIT USB_FAULT Used 0603 package resistors for R355 and R356, Removed R37, C33, R117 Changed R32 package from 0201 to 0402	20/12/2018	eInfochips
		Placed capacitors at SDIO clock of WIFI-BT & SD Card Added 50 Ohm series termination for Ethernet MDC/MDIO signals	08/01/2019	elnfochips
		R3584 changed to 100K & R74 changed to 4.7K FAN Supply changed from EXT_VCC_5V0 to VCC_EXT_5V0 and placed FAN to next page Changed USB OTG shield name Removed connection between USBHUB & ILIMIT ICs & assigned TPs at Hub side Removed senseing signals form USB ILIMIT & pulled /FAULT up. EN connected directly to 5V Changes from Alpha to Beta are highlighted with Green color in GPIO table Value changed for R297 to have correct input low voltage limit Added pull-up at PD of ADV7535 IC	11/01/2019	elnfochips
		Updated R/C values in Buck Regulator as per sheet shared by ADI Added SPI NOR 33E series termination resistors as per SI simulation Updated MIC series termination resistor values to 49E as per datasheet Comboned Shiled GND of All High-speed Connectors Part Number of D13 updated. Updated PMIC LDO output caps from 2.2uF to 4.7uF as per comments form NXP	25/01/2019	elnfochips

Project Arrow_iMX8XML_RD Title REVISION HISTORY 2			Designed by eInfochips The Solutions People			
Size C	eInfochips#: 16_	00644_03			Rev 3.0	
Date:	Monday, April 15, 201	9	Sheet	29 o	f 30	

PCB REV	SCH REV	CHANGE DESCRIPTION	DATE	AUTHOR
3.0	3.0	Change R39 to 2.2K ohm and R268 to 120 ohm to have higher current to SD card		
		FAN resistor R31 made DNP, R42 made populated Snubber provisions of ADI regulators U16 and U21 are placed before inductors		
		Ethernet RXC/TXC series terminations R40, R9 =50E & Made C51 and C52 DNP.		
		Need to place C51 near PHY as per tuning in EDVT, Prescan results.	05/04/2019	eInfochips
		SD card RESET pin is utilised with Reset logic as per MEK. Changed GPIO BTREG_ON_GPIO4_19 to BTREG_ON_GPIO0_01 due to SD CARD RESET pin used Removed TP18 from ESAI and free the GPIO for BTREG		
		Changed SD card clock R35 to 33E as per EDVT, Prescan Results		
		Added snubbers for PMIC supplies DDRIO_1V1 & VCC_1V8		

Project Arrow_iMX83	XML_RD	Designed by eInfochips				
Title REVISION HISTORY 2		G LU	ns People			
Size C	eInfochips#: 16_0064	4_03			Rev 3.0	
Date: T	hursday, April 25, 2019		Sheet	30	of 30	