Arrow iMX8M HMI Platform

MAJOR REVISION HISTORY:

PCB REV.	SCH. REV.	DESCRIPTION	DATE
	0.1	Initial schematic draft created	13-Aug-2018
	0.2	Draft version with incorporated review comments	25-Aug-2018
	0.3	Draft version with incorporated review comments	28-Sep-2018
	0.4	Draft version with incorporated review comments	03-Oct-2018
	0.5	Draft version with incorporated review comments	08-Oct-2018
	0.6	Draft version with back annotation	10-Oct-2018
	1.0	Released version	11-Oct-2018

PAGE DESCRIPTION:

PAGE01 : COVER PAGE PAGE02 : BLOCK DIAGRAM PAGE03 : POWER SCHEME

PAGE04: I2C TABLE

PAGE05: PROCESSOR GPIO TABLE1 PAGE06: PROCESSOR GPIO TABLE2 PAGE07: INPUT POWER SUPPLY

PAGE08: PMIC SECTION

PAGE09: POWER REGULATORS PAGE10: PROCESSOR POWER PAGE11: PROCESSOR CONTROL PAGE12: DDR DRAM INTERFACE PAGE13: SD CARD, NOR, EEPROM

PAGE14 : ETHERNET SECTION PAGE15 : ETHERNET CONNECTOR

PAGE16: AUDIO SECTION

PAGE17: USB HUB CONTROLLER

PAGE18: USB CONNECTORS PAGE19: HDMI CONNECTOR PAGE20: Wi-Fi + BT SECTION

PAGE21 : ZigBee SECTION

PAGE22: PROCESSOR INTERFACE1 PAGE23: PROCESSOR INTERFACE2

PAGE24: EXPANSION CONNECTORS

PAGE25 : CAN INTERFACE

PAGE26: DSI TO HDMI INTERFACE


PAGE27 : RESET AND LEDS PAGE28 : MISCELLANEOUS

PAGE29: USB TO UART

PAGE30: REVISION HISTORY1

PAGE31: REVISION HISTORY2

PCB LAYER STACK-UP DETAILS:



PCB MECHANICAL DETAILS:


- 1. PCB SIZE: 85 mm X 100 mm X 1.57 mm
- 2. PCB MATERIAL: FR4
- 3. NUMBER OF LAYERS: 12
- 4. IMPEDANCE CONTROL: YES

NOTES, UNLESS OTHERWISE SPECIFIED:

- 1. RESISTANCE VALUES ARE IN OHM.
- 2. PARTS NOT INSTALLED ARE INDICATED WITH 'NU' or 'DNP.

Project	AA LIBAL Disaferra	Designed	eInfochips			
Title COVER PAGE	M_HMI_Platform	eir	, Ifochips	The	Solu	tions People
Size C	eInfochips#: 16_0066	6_01				Rev 1.0
Date: Mo	onday, October 15, 2018		Sheet	1	of	31


BLOCK DIAGRAM



Date: Monday, October 15, 2018

Sheet 2 of 31

POWER SCHEME



Date: Monday, October 15, 2018

Sheet 3 of 31

I2C ADDRESS TABLE

DEVICE	DEVICE ADDRESS	I2C Interface	IO LEVEL
PMIC PF4210	0x08	I2C 1	1.8V
LOW SPEED EXPANSION	NA	I2C 1	1.8V
LOW SPEED EXPANSION	NA	I2C 2	1.8V
HIGH SPEED EXPANSION	NA	I2C 3	1.8V
HIGH SPEED EXPANSION	NA	I2C 4	1.8V
EEPROM	0x50	I2C 2	1.8V
Audio Codec ADAU1361	0x38	I2C 2	1.8V
DSI to HDMI	0X72	I2C 1	1.8V
USB HUB CYUSB3304	0X60	I2C 4	3.3V
A71CH Security IC	0X49	I2C 3	1.8V

Project		Designed	eInfochips				
Arrow_iMX8I	M_HMI_Platform		•				
Title			, Ifochips	The	Solut	ions Poor	ماد
12C ADDRES	S TABLE	Ce.	nocinpa	''''	Jotac	10113 1 005	,,,,
Size						Rev	_
C	eInfochips#: 16_0066	6_01				1.0	
Date:Mond	lay, October 15, 2018		Sheet	4	of	31	

PROCESSOR GPIO TABLE1

GPIO BANK1

	GPIO BANKI	
GPIO0	REF_CLK_32K (CLK FOR BT)	OUTPUT
GPIO1	ECSPI1_SS1	OUTPUT
GPIO2	nWDOG (WATCHDOG TIMER)	OUTPUT
GPIO3	LS_GPIO1_J	BIDIRECTIONAL
GPIO4	SD2_VSELECT (SD2 VOLTAGE SELECT)	OUTPUT
GPIO5	LS_GPIO1_L	BIDIRECTIONAL
GPIO6	GPIO_CAN_nINT (INTERRUPT FROM CAN)	INPUT
GPIO7	PMIC_nINT (INTERRUPT FROM PMIC)	INPUT
GPIO8	ECSPI2_SS1	OUTPUT
GPIO9	ENET_nRST (ETHERNET PHY nRESET)	OUTPUT
GPIO10	USB1_OTG_ID	INPUT
GPIO11	ENET_nINT (INTERRUPT FROM ETHERNET PHY)	INPUT
GPIO12	USB1_OTG_PWR	OUTPUT
GPIO13	USB1_OTG_OC	INPUT
GPIO14	CSI1_CLK (CSI1 CLK TO HS CONNECTOR)	OUTPUT
GPIO15	CSIO_CLK (CSIO CLK TO HS CONNECTOR)	OUTPUT

GPIO BANK2

GPIO6	GPIO_CAN_TXORTS	OUTPUT
GPIO7	LS_GPIO2_E	BIDIRECTIONAL
GPIO8	LS_GPIO2_G	BIDIRECTIONAL
GPIO9	GPIO_CAN_RX0BF	INPUT
GPIO10	LS_GPIO2_A	BIDIRECTIONAL
GPIO11	LS_GPIO2_B	BIDIRECTIONAL

GPIO BANK4

GPIO0	BT_LED	OUTPUT
GPIO1	WL_LED	OUTPUT
GPIO21	USER_LED1	OUTPUT
GPIO22	USER_LED2	OUTPUT
GPIO27	FAN ON	OUTPUT
GPIO28	USER_LED3	OUTPUT
GPIO29	USER_LED4	OUTPUT

Project		Designed eInfochips				
Arrow_iMX8	M_HMI_Platform	•	•			
Title PROCESSO	R GPIO TABLE1	eli	fochips	The	Solu	itions People
Size C	eInfochips#: 16_00660	6_01				Rev 1.0
Date:Tuesday, October 23, 2018			Sheet	5	of	F 31

PROCESSOR GPIO TABLE2


GPIO BANK3

BT_DEV_WAKE	OUTPUT
WL_REG_ON	OUTPUT
DSI_SW_SEL	OUTPUT
BT_REG_ON	OUTPUT
nWAKE_ZigBee	OUTPUT
nINT_ZigBee	OUTPUT
LS_GPIO3_I	BIDIRECTIONAL
LS_GPIO3_K	BIDIRECTIONAL
BT_HOST_WAKE	INPUT
DSI_INT_OUT	INPUT
mSW1	INPUT
mSW3	INPUT
mSW2	INPUT
LS_GPIO3_D	BIDIRECTIONAL
LS_GPIO3_F	BIDIRECTIONAL
LS_GPIO3_H	BIDIRECTIONAL
LS_GPIO3_C	BIDIRECTIONAL
CAN_RST#	OUTPUT
	WL_REG_ON DSI_SW_SEL BT_REG_ON nWAKE_ZigBee nINT_ZigBee LS_GPIO3_I LS_GPIO3_K BT_HOST_WAKE DSI_INT_OUT mSW1 mSW3 mSW2 LS_GPIO3_D LS_GPIO3_F LS_GPIO3_F LS_GPIO3_C


GPIO BANK5


GPIO2	HP_DET_B (HEADPHONE DETECT)	INPUT
GPIO4	nRESET_ZigBee	OUTPUT
GPIO5	USB_HUB_RST	OUTPUT

Project Arrow_iMX8M_HMI_Platform		Designed eInfochips				
Title PROCESSO	R GPIO TABLE2	en	, nfochips	The	Solu	itions People
Size C	eInfochips#: 16_0066	6_01				Rev 1.0
Date: Monday, October 15, 2018			Sheet	6	of	31





PMIC SECTION






Snubber tuning provision







Project		Designed eInfochips				
Title PMIC SEC	8M_HMI_Platform	æli	, Ifochips	The	Soluti	ons People
Size C	eInfochips#: 16_0066	6_01				Rev 1.0
Date: Monday, October 15, 2018			Sheet	8	of	31




PROCESSOR(iMX 8M) POWER AND GROUND NVCC_JTAG NVCC_NAND1 NVCC_NAND2 NVCC_SAI1_1 NVCC_SAI1_1 NVCC_SAI2 NVCC_SAI2 NVCC_SAI3 NVCC_GFID1 NVCC_URAT NVCC_URAT NVCC_SD1_1 NVCC_SD1_2 NVCC_SD1_1 NVCC_SD1_2 NVCC_SD2_NVCC_SD2 NVCC_SD2_NVCC_SD2 NVCC_EXPET NVCC_SNVS_3V3 -R8 WD_SWS R8 WD_SWS R8 WD_SCC1 R8 WD_SCC2 R11 WD_SCC2 R11 WD_SCC2 R11 WD_SCC2 R12 WD_SCC2 R13 WD_SCC2 R15 WD_SCC2 R15 WD_SCC2 R15 WD_SCC2 R16 WD_SCC2 R17 WD_SCC2 R17 WD_SCC2 R18 WD_SCC2 NVCC ENET 1V8 C204 =0.1uF 10V C205 C186 -0.1uF -0.1uF 10V 10V VDD_3V3 R226 OE C117 1uF 6.3V C131 =1uF 6.3V NVCC SD2 USB1_VDD33 G11 USB2_VDD33 F12 USB1_VPH F11 USB2_VPH C12 USB1_VPTX D12 USB1_VPTX D12 USB1_VP D11 USB2_VPF USB1_VP D11 USB2_VP E12 USB1_DVDD E11 -VDD PHY 3V3 V18 VDD4 0P0 VDD_ARM_1V0 C134 22uF 10V C112 0.1uF 10V C144 1uF 6.3V VSS144 VSS149 VS VDD_VPU_1V0 -C185 22uF 10V **UDD PHY 1V8** C67 =0.1uF 10V MIPL_VDDHA1 D17 D17 MIPL_VDDHA2 E17 MIPL_VDDA4 E18 MIPL_VDDA4 E18 MIPL_VDDA4 E15 MIPL_VDDA4 E15 MIPL_VDDA4 E15 MIPL_VDD E18 MIPL_VDD E18 MIPL_VDD E19 MIPL_VDD E1 VDD_DRAM_1V0 C97 1uF 6.3V C151 4700pF 10V C161 C171 C182 C173 0.1uP 0.1uP 0.1uP 2.2uF 10V 10V 10V 10 V AA11 VDDA_DRAM VDDA_1P8_FPLL_ARM VT7 VDDA_1P8_FPLL VDDA_1P8_SPLL VDDA_1P8_SPLL_VDDA_1P8_SPLL_DRAM VDDA_1P8_SPLL_DRAM EFUSE_VQPS C381 =1uF 6.3V C387 =1uF 6.3V C113 =1uF 6.3V MIMX8MQ6CVAHZA/ Project Designed eInfochips Arrow iMX8M HMI Platform Infochips The Solutions People PROCESSOR POWER AND GROUND Rev Size eInfochips#: 16_00666_01 1.0 Date: Monday, October 15, 2018 Sheet 10 of

PROCESSOR(iMX 8M QUAD) CONTROL






DDR INTERFACE




FLASH MEMORY SD CARD, NOR and EEPROM SDIO INTERFACE NOR MEMORY VDD_3V3 SD3.0 PWR (OUAD SPI) VSD 3V3 MIMX8MQ6DVAJZAA i.MX8M - SD i.MX8M - NAND QSPIA_nSS0 (CSSLS GPIO3 H 124) NAND RE B SD1_DATA7 NAND_DQS VSD_3V3 [8,23] POR_B >> 2 R183 100K DNP NVCC_SD2 CD/DAT3 CMD SPI signals should be routed USDHC2 CLK with 50E Impedance USDHC2_CD_B QSPIA_DATA2 Place C484 near to processor pin QSPIA_DATA1 DO/IO CAD Note: DI/IO0 Place R162 near to processor pin SD card signals should be routed with 50E Impedance **EEPROM** Keep one common ground for ESD grounds and connector ground VCC_1V8_EXT SD3.0 IO PWR vcc SDA ADJ Vfb=0.8V R336 0E Note: Keep WC pin low for Write enable R224 160K 1% SD2 VSELECT [23] Project Designed eInfochips Arrow iMX8M HMI Platform einfochips The Solutions People FLASH MEMORY SD CARD, NOR, EEPROM Rev Size eInfochips#: 16_00666_01 1.0 Date: Monday, October 15, 2018 Sheet 13 of


ETHERNET SECTION




ETHERNET CONNECTOR


ETHERNET CONNECTOR INTERFACE (RGMII MODE)









Project Arrow_iMX8M_HMI_Platform Title ETHERNET SECTION2		Designed eInfochips				
		einfochips The So			lutions People	
Size C	eInfochips#: 16_0066	6_01			Rev 1.0	
Date: M	onday, October 15, 2018		Sheet	15	of 31	






USB CONNECTORS




HDMI CONNECTOR




Wi-Fi AND BLUETOOTH SECTION C39 C56 C66 10uF 2.2uF 0.22uF 16V 10 V 10V C175 C155 C141 C124 LBEE5HY1MW-TEMP VCC_1V8_EXT 10pF 50V TRACE ANTENNA BT_UART_CTS_N TypelMW_certification_antenna_design_P2ML6161.dxf to be followed for Antenna Design BT_UART_RTS_N [13] SD1 CMD ((\S) BT_UART_TXD BT HART BYD SDIO DATAO 16 SDIO_DATA1 BT_PCM_IN 17 SDIO_DATA2 ANTENNA DIMENSIONS BT PCM SYNC 18 SDIO_DATA3 BT_PCM_OUT _____ 0.5mm BT_PCM_CLK 0.5mm [23] REF_CLK_32K >>--41 BT_HOST_WAKE [23] BT_DEV_WAKE >> 1.0mm 6.5mm 4.5mm VCC_1V8_EXT→ 0.5mm 10mm C40 4.7uF 10V VBAT_WIFI_BT 4.0mm 0.5mm 50ohm Feed Line Wi-Fi : IEEE 802.11 a/b/g/n/ac (single stream Bluetooth : Bluetooth 4.2 (Bluetooth Low Energy) Project Designed eInfochips Arrow_iMX8M_HMI_Platform **Enfochips** The Solutions People Wi-Fi AND BLUETOOTH SECTION Rev Size eInfochips#: 16_00666_01 1.0 Date: Monday, October 15, 2018 Sheet 20 of

ZIGBEE SECTION





Project Arrow iMX8M HMI Platform		Designed eInfochips				
Title ZIGBEE SECTION		en	, ifochips	The Solutions Peop		
Size C	eInfochips#: 16_0066	6_01			Rev 1.0	
Date: Mo	onday, October 15, 2018		Sheet	21 (of 31	

PROCESSOR OTHER INTERFACES1



CAD Note:
MIPI CSI signals should be routed with 100E Impedance






CAD Note: MIPI DSI signals should be routed with 100E Impedance


Project Arrow iMX8M HMI Platform		Designed eInfochips]
Title PROCESSOR INTERFACES1		en	enfochips The Solutions P				
Size c eInfochips#: 16_00666_01						Rev 1.0	
Date: Monday, October 15, 2018			Sheet	22	of	31	1

PROCESSOR OTHER INTERFACES2 CAD Note: Place R1778 near i.MX8M - SAI to processor pin ECSPI1_MOSI ECSPI1_MISO ECSPI1_SCLK NVCC_SNVS_3V3 MMAYRMORCVAHZAA R87 100K NVCC_SNVS_3V3 12C3_SCL 12C3_SDA 12C4_SCL C213 4.7K i.MX8M - MISC W21 NVCC_SNVS_3V3 TP28 TP30 C424 CLK2_P CLK2_N R298 R297 100K 1% NVCC_SNVS_3V3 C403 RESET 0.1uE NVCC_SNVS_3V3 NVCC_JTAG_1V8 C410 **JTAG** VCC1 VCC2 VCC3 VCC4 ■ NVCC_JTAG_1V8 **◆** NVCC_JTAG_1V8 R350 R357 R355 Project 20021111-00010T4LF Designed eInfochips R344 0E Arrow_iMX8M_HMI_Platform **E**Infochips The Solutions People PROCESSOR INTERFACES2 Rev Size eInfochips#: 16_00666_01 1.0 Monday, October 15, 2018 Sheet 23 of


HS / LS EXPANSION CONNECTOR









CSI2 EMI FILTERS





DSIO EMI FILTERS



LOW SPEED EXPANSION CONNECTOR









Project Designed eInfochips Arrow_iMX8M_HMI_Platform **E**Infochips The Solutions People HS / LS EXPANSION CONN Rev Size eInfochips#: 16_00666_01 1.0


Date: Monday, October 15, 2018 Sheet


24 of







RESET SCHEME AND LED










Arrow_iMX8M_HMI_Platform

RESET Scheme and LEDs

Size C



eInfochips#: 16_00666_01

Monday, October 15, 2018

EInfochips

Sheet


The Solutions People

27 of


Rev

1.0

MISCELLANEOUS




SHIELD CLIPS FOR PROCESSOR AND DDR SECTION



Project		Designed eInfochips					
Arrow_iMX8M_HMI_Platform Title MISCELLANEOUS		en	enfochips The Solutions Po				
Size C	eInfochips#: 16_0066	6_01				Rev 1.0	
Date: N	Monday, October 15, 2018		Sheet	28	of	31	

USB TO UART FOR LS CONNECTOR



Project		Designed eInfochips				
Arrow_iMX8M_HMI_Platform						
Title			, Inchine	The So	lutions People	
USB to UART Bridge		C	Поощью			
Size					Rev	
C eInfochips#: 16_0066		6_01			1.0	
Date: Mo	onday, October 15, 2018		Sheet	29	of 31	

RIVISION HISTORY1

PCB REV	SCH REV	CHANGE DESCRIPTION	DATE	AUTHOR
	0.1	Initial draft version created for internal review	13/08/2018	eInfochips
	0.2	J7 part changed to MCP6561T, related circuitry changed and added N channel MOSFET SW1 and SW2:SW6 part changed for smaller footprints		elnfochips
	0.3	ESD added on JTAG connector and R329, R330, R331 are mounted Net name updated for CSI signals on page 24; L2 part number changed Pull up provision removed for SD card signals; R1764, R1765 pull down added at HPD pin of HDMI Reverse protection diode D803 for 12V mezzanine supply added Y502 changed to 20MHz; C456 & C457 values changed to 16pF; Removed U60 22uF and 220uF caps to be changed to smaller package; L9,L10 parts changed for less height 1uF/16V changed to 0402 package; 22uF/10V changed to 0603 package USB HUB Section power capacitors changed to small package L3, L9, L10, L11, L12, L19, L20, L21, L104, L702, L703, L704, L705, L707 parts changed C1734, C1735, C1736, C1767 FPs changed to smaller; Chassis ground changed U4 removed; Q1603 added; U603 value changed as per mfg part; Y501 pin names modified Y3 part changed; J9 & J20 part number changed; U244 added; C2118 added; R11 removed GPIO table updated; C2119 added USB to UART IC added; A71CH Security IC added; EEPROM part changed Murata review comments implemented; Analog Devices review comments implemented J8, J9, J15, J16, J23 parts changed and footprints changed R1815, R1816, R1817 added; C2138 added; R510 & R511 changed to DNP; Deleted PCle supplies to processor Removed C521, C526, C524; Changed C529, C530 to 33pF; Added 10K pull-down on net ENETO_RGMII_RX_CTL Changed R455 to DNP; Moved C562 after divider; Y11 part changed same as Y401 USB HUB decaps added; Switch symbol updated; LED symbol updated; CAD Notes added NXP review comments implemented; C396 removed; C2117 value changed to 100uF Implemented BOM review comments from Internal team U1603, C2141, C2142, R262, R265 removed; R1824, R1825, R1826, R1827 added	28/09/2018	elnfochips
	0.4	Changed U7 related circuit Implemented SCH review comments from Internal team ESD Part number is changed on HDMI connector	03/10/2018	eInfochips
		USB HUB port 1 and 4 connection swapped R1843, R1844 resistors added, Y2 part changed		

Project		Designed	eInfochips			
Arrow_iMX8	M_HMI_Platform		•			
Title REVISION H	IISTORY1	en	fochips	The Solutions Peo		
Size C	eInfochips#: 16_0066	6_01				Rev 1.0
Date: Monday, October 15, 2018			Sheet	30	of	31

RIVISION HISTORY1

CB REV	SCH REV	CHANGE DESCRIPTION	DATE	AUTHOR
	0.5	Removed D812; Removed R217, R218 QSPI power net changed; D820 Added; R1846 & C2155 added D819 & R1845 added; C2156 added; R164 removed CLIP16, CLIP18, CLIP32, CLIP33, CLIP34, CLIP35, CLIP36, CLIP37, CLIP38 removed R391, R392, R393, R394 removed; R1814, R1813, R172, R168 changed to 0E		elnfochips
	0.6	Back annotation done R54, R57, R60, R68, R301 changed to 33E after SI simulation of WIFI Section Ethernet RGMII part changed to Industrial (KSZ9031RNXIC-TR)	10/10/2018	elnfochips
	1.0	Released version	11/10/2018	elnfochips

Project	M HMI Platform	Designed eInfochips					
Title REVISION H		E infochips TH			he Solutions People		
Size C	eInfochips#: 16_0066	6_01			Rev 1.0		
Date: T	uesday, October 23, 2018		Sheet	31	of 31		