



1 2 3 4


A




B



C





D



BOOTSEL0 BOOTSEL1 BOOTSEL2 Boot Select					
0		0		1	FPGA
1		0		1	SD/MMC (3.3V)
1		1		1	SPI(3.3V)

JTAGSEL0 JTAGSEL1 JTAGEN JTAG Selection			
X		X	1 - (ON) MAX10
0 - (ON)	0 - (ON)	0 - (OFF) CYCLONE V HPS	
0 - (ON)	1 - (OFF)	0 - (OFF) CYCLONE V FPGA	
1 - (OFF)	0 - (ON)	0 - (OFF) FMC	




Title: FrontPanel

A4 | Number: TEI0022.PrjPCB
Default


Rev. 03

Date: 2019-12-13 | Copyright: Trenz Electronic GmbH
Drawn by: ED | Filename: FrontPanel.SchDoc

1 2 3 4



A



B

+3.3V_MAX10 ○
C405 470nF 6.3V X5R
GND

STATUS H1




C

+3.3V_MAX10 ○
C406 470nF 6.3V X5R
GND

B7

+3.3V_MAX10 ○
R190 10K 1% +3.3V_MAX10
C411 470nF 6.3V X5R
GND

E7



D



Title: MGMT_FPGA_Misc


A4 Number: TEI0022.PrjPCB Default

Rev. 03


Date: 2019-12-13 Copyright: Trenz Electronic GmbH

Page 4 of 34

Drawn by: ED Filename: MGMT_FPGA_Misc.SchDoc



A



B

A

B


C

D



Title: FPGA_Bank_3A		Rev. 03
A4	Number: TEI0022.PrjPCB Default	
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 6 of 34
Drawn by: ED	Filename: FPGA_Bank_3A.SchDoc	

1 2 3 4



Title: **FPGA_Bank_3B**

A4 Number: **TEI0022.PrjPCB Default**


Rev. **03**


Date: **2019-12-13** Copyright: **Trenz Electronic GmbH**

Page **7** of **34**


Drawn by: **ED** Filename: **FPGA_Bank_3B.SchDoc**

1 2 3 4





A

**BANK 6A**

	VREFB6AN0_HPS
HPS_DDR, (HPS_CS#_0, HPS_CS#_0)	
HPS_DDR, (HPS_CS#_1, HPS_CS#_1)	
HPS_DDR, (HPS_CAS#)	
HPS_DDR, (HPS_RAS#)	
HPS_DDR, (HPS_WE#)	
HPS_DDR, (HPS_ODT_0, HPS_ODT_0)	
HPS_DDR, (HPS_ODT_1, HPS_ODT_1)	
HPS_DDR, (HPS_DQS_0, HPS_DQS_0)	
HPS_DDR, (HPS_DQS#_0, HPS_DQS#_0)	
HPS_DDR, (HPS_CK, HPS_CK)	
HPS_DDR, (HPS_CK#, HPS_CK#)	
HPS_DDR, (HPS_DQ_0, HPS_DQ_0)	
HPS_DDR, (HPS_DQ_1, HPS_DQ_1)	
HPS_DDR, (HPS_DQ_2, HPS_DQ_2)	
HPS_DDR, (HPS_DQ_3, HPS_DQ_3)	
HPS_DDR, (HPS_DQ_4, HPS_DQ_4)	
HPS_DDR, (HPS_DQ_5, HPS_DQ_5)	
HPS_DDR, (HPS_DQ_6, HPS_DQ_6)	
HPS_DDR, (HPS_DQ_7, HPS_DQ_7)	
HPS_DDR, (HPS_A_0, HPS_CA_0)	
HPS_DDR, (HPS_A_1, HPS_CA_1)	
HPS_DDR, (HPS_A_2, HPS_CA_2)	
HPS_DDR, (HPS_A_3, HPS_CA_3)	
HPS_DDR, (HPS_A_4, HPS_CA_4)	
HPS_DDR, (HPS_A_5, HPS_CA_5)	
HPS_DDR, (HPS_A_6, HPS_CA_6)	
HPS_DDR, (HPS_A_7, HPS_CA_7)	
HPS_DDR, (HPS_A_8, HPS_CA_8)	
HPS_DDR, (HPS_A_9, HPS_CA_9)	
HPS_DDR, (HPS_A_10)	
HPS_DDR, (HPS_A_11)	
HPS_DDR, (HPS_A_12)	
HPS_DDR, (HPS_A_13)	
HPS_DDR, (HPS_A_14)	
HPS_DDR, (HPS_A_15)	
HPS_RZQ_0	

5CSEMA5F31C8N

C425

470nF

GND

DDR_HPS

HPS_DDR3-SO

K21

HPS_DDR3-CAS

D30

HPS_DDR3-RAS

C28

HPS_DDR3-WE

HPS_DDR3-ODTO

H28

H29

HPS_DDR3-DQS2_P

N18

HPS_DDR3-DQS2_N

M19

HPS_DDR3-DM2

K28

HPS_DDR3-D20

K22

HPS_DDR3-D22

H30

HPS_DDR3-D21

G28

HPS_DDR3-D19

L25

HPS_DDR3-D16

L24

HPS_DDR3-D18

J30

HPS_DDR3-D17

J29

HPS_DDR3-D23

N25

HPS_DDR3-DQS3_P

N24

HPS_DDR3-DQS3_N

M28

HPS_DDR3-DM3

K26

HPS_DDR3-D28

L26

HPS_DDR3-D31

K29

HPS_DDR3-D30

K27

HPS_DDR3-D26

M26

HPS_DDR3-D27

M27

HPS_DDR3-D25

L28

HPS_DDR3-D24

M30

HPS_DDR3-D29

D27

R143

240R

GND



Title: FPGA_Bank_6A

A4 Number: TEI0022.PrjPCB Default

Rev. 03

Date: 2019-12-13 Copyright: Trenz Electronic GmbH


Page 10 of 34

Drawn by: ED Filename: FPGA_Bank_6A.SchDoc

D

D

A



Title: FPGA_Bank_6B


A4 | Number: TEI0022.PrjPCB
Default

Rev. 03

Date: 2019-12-13 | Copyright: Trenz Electronic GmbH

Page 11 of 34

Drawn by: ED | Filename: FPGA_Bank_6B.SchDoc



Title: **FPGA_Bank_7A_7B**


A4 Number: **TEI0022.PrjPCB Default** Rev. **03**

Date: **2019-12-13** Copyright: **Trenz Electronic GmbH** Page **12 of 34**

Drawn by: **ED** Filename: **FPGA_Bank_7A_7B.SchDoc**



A

A




Title: FPGA_Bank_7C_7D		
A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 13 of 34
Drawn by: ED	Filename: FPGA_Bank_7C_7D.SchDoc	

A



BANK 8A

IO, CLK7p, (DIFFIO_RX_T1p, DIFFOUT_T1p)
IO, CLK7n, (DIFFIO_RX_T1n, DIFFOUT_T1n)
IO, (DIFFIO_TX_T2p, DIFFOUT_T2p, DQ1T)
IO, (DIFFIO_RX_T23p, DIFFOUT_T23p, DQ3T, DQ1T)
IO, (DIFFIO_RX_T23n, DIFFOUT_T23n, DQ3T, DQ1T)
IO, (DIFFIO_RX_T24p, DIFFOUT_T24p, DQ3T, DQ1T)
IO, (DIFFIO_RX_T24n, DIFFOUT_T24n)
IO, (DIFFIO_RX_T25p, DIFFOUT_T25p)
IO, (DIFFIO_RX_T25n, DIFFOUT_T25n)
IO, (DIFFIO_RX_T26p, DIFFOUT_T26p, DQ4T, DQ2T)
IO, (DIFFIO_RX_T26n, DIFFOUT_T26n, DQ4T, DQ2T)
IO, (DIFFIO_RX_T27p, DIFFOUT_T27p, DQ4T, DQ2T)
IO, (DIFFIO_RX_T27n, DIFFOUT_T27n, DQ4T, DQ2T)
IO, (DIFFIO_RX_T28p, DIFFOUT_T28p, DQ4T, DQ2T)
IO, (DIFFIO_RX_T28n, DIFFOUT_T28n, DQ4T, DQ2T)
IO, (DIFFIO_RX_T29p, DIFFOUT_T29p, DQS4T, DQS2T)
IO, (DIFFIO_RX_T29n, DIFFOUT_T29n, DQS4T, DQS2T)
IO, (DIFFIO_RX_T30p, DIFFOUT_T30p)
IO, (DIFFIO_RX_T30n, DIFFOUT_T30n, DQ4T, DQ2T)
IO, (DIFFIO_RX_T31p, DIFFOUT_T31p, DQ4T, DQ2T)
IO, (DIFFIO_RX_T31n, DIFFOUT_T31n, DQ4T, DQ2T)
IO, (DIFFIO_RX_T32p, DIFFOUT_T32p, DQ4T, DQ2T)
IO, (DIFFIO_RX_T32n, DIFFOUT_T32n)
IO, (DIFFIO_RX_T33p, DIFFOUT_T33p)
IO, (DIFFIO_RX_T33n, DIFFOUT_T33n)
IO, (DIFFIO_RX_T34p, DIFFOUT_T34p, DQ5T, DQ2T)
IO, (DIFFIO_RX_T34n, DIFFOUT_T34n, DQ5T, DQ2T)
IO, (DIFFIO_RX_T35p, DIFFOUT_T35p, DQ5T, DQ2T)
IO, (DIFFIO_RX_T35n, DIFFOUT_T35n, DQ5T, DQ2T)
IO, (DIFFIO_RX_T36p, DIFFOUT_T36p, DQ5T, DQ2T)
IO, (DIFFIO_RX_T36n, DIFFOUT_T36n, DQ5T, DQ2T)
IO, (DIFFIO_RX_T37p, DIFFOUT_T37p, DQS5T, DQ2T)
IO, (DIFFIO_RX_T37n, DIFFOUT_T37n, DQS5T, DQ2T)
IO, (DIFFIO_RX_T38p, DIFFOUT_T38p)
IO, (DIFFIO_RX_T38n, DIFFOUT_T38n, DQ5T, DQ2T)
IO, (DIFFIO_RX_T39p, DIFFOUT_T39p, DQ5T, DQ2T)
IO, (DIFFIO_RX_T39n, DIFFOUT_T39n, DQ5T, DQ2T)
IO, (DIFFIO_RX_T40p, DIFFOUT_T40p, DQ5T, DQ2T)
IO, (DIFFIO_RX_T40n, DIFFOUT_T40n)




VREFB8AN0
B10 FMC_VREF_A_M2C

H15 CLK1_M2C_P
G15 CLK1_M2C_N
B13 LA04_P
C13 LA00_CC_P
B12 LA00_CC_N
A11 LA02_P
A10 LA02_N
F15 LA01_CC_P
E14 LA01_CC_N
C12 LA06_P
B11 LA06_N
D11 LA21_P
D10 LA21_N
A9 LA12_P
A8 LA12_N
K14 CLK0_M2C_P
J14 CLK0_M2C_N
C7 LA16_P
B7 LA16_N
E9 LA09_P
D9 LA09_N
C8 LA14_P
B8 LA14_N
H14 LA15_P
G13 LA15_N
C10 LA08_P
C9 LA08_N
F13 LA17_CC_P
E13 LA17_CC_N
A6 LA20_P
A5 LA20_N
I0, (DIFFIO_RX_T14n, DIFFOUT_T14n, DQ2T, DQ1T)
I0, (DIFFIO_RX_T15p, DIFFOUT_T15p, DQ2T, DQ1T)
I0, (DIFFIO_RX_T15n, DIFFOUT_T15n, DQ2T, DQ1T)
I0, (DIFFIO_RX_T16p, DIFFOUT_T16p, DQ2T, DQ1T)
I0, (DIFFIO_RX_T16n, DIFFOUT_T16n)
I0, (DIFFIO_RX_T17p, DIFFOUT_T17p)
I0, (DIFFIO_RX_T17n, DIFFOUT_T17n)
I0, (DIFFIO_RX_T18p, DIFFOUT_T18p, DQ3T, DQ1T)
I0, (DIFFIO_RX_T18n, DIFFOUT_T18n, DQ3T, DQ1T)
I0, (DIFFIO_RX_T19n, DIFFOUT_T19n, DQ3T, DQ1T)
I0, (DIFFIO_RX_T20p, DIFFOUT_T20p, DQ3T, DQ1T)
I0, (DIFFIO_RX_T20n, DIFFOUT_T20n, DQ3T, DQ1T)

C

B

C



MSEL4 | MSEL3 | MSEL2 | MSEL1 | MSEL0 | Configuration Scheme

1		0		0		1		0		AS (x1 and x4) Fast
1		0		0		1		1		AS (x1 and x4) Standard




Title: **FPGA_Bank_8_9**

A4 Number: **TEI0022.PrjPCB Default** Rev. **03**






Date: **2019-12-13** Copyright: **Trenz Electronic GmbH** Page **14** of **34**

Drawn by: **ED** Filename: **FPGA_Bank_8_9.SchDoc**

D



1 2 3 4



Title: FPGA_Decoupling


A4 Number: TEI0022.PrjPCB Default


Rev. 03

Date: 2019-12-13 Copyright: Trenz Electronic GmbH Page 16 of 34

Drawn by: ED Filename: FPGA_Decoupling.SchDoc


1 2 3 4





Place directly at the clock pins
R115
80R6
1%

HPS_DDR3-CLKO_P
HPS_DDR3-CLKO_N



Title: DDR3-RAM_HPS


A4 Number: TEI0022.PrcPCB Default

Rev. 03

Date: 2019-12-13 Copyright: Trenz Electronic GmbH

Page 18 of 34

Drawn by: ED Filename: DDR3-RAM_HPS.SchDoc



Title: FTDI_JTAG

A4 Number: TEI0022.PrjPCB
Default


Date: 2019-12-13 Copyright: Trenz Electronic GmbH
Drawn by: ED Filename: FTDI_JTAG.SchDoc

Rev. 03

1 2 3 4

1 2 3 4

USB/UART Bridge



Micro USB2.0 B 90°



Title: FTDI_UART

A4 Number: TEI0022.PrjPCB Default

Rev. 03

Date: 2019-12-13 Copyright: Trenz Electronic GmbH

Page 20 of 34

Drawn by: ED Filename: FTDI_UART.SchDoc



1

2



3

4

A



B




Title: Ethernet		
A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 21 of 34
Drawn by: ED	Filename: Ethernet.SchDoc	

1


2

3


4




A




B



C



D



Title: USB-HUB

A4 Number: TEI0022.PrjPCB Default

Rev. 03

Date: 2019-12-13 Copyright: Trenz Electronic GmbH

Page 23 of 34

Drawn by: ED Filename: USB-HUB.SchDoc

A

A

B

B


C

C


D

D

VBAT, VDD33, and VDD18 can be applied in any order.
 The VDD18 supply must be turned on and stable before
 the VDDIO supply is applied. This does not apply in
 cases where the VDD18 and VDDIO are tied together.



Title: USB-PHY		
A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13		Copyright: Trenz Electronic GmbH
Drawn by: ED		Filename: USB-PHY.SchDoc




1

2

3


4

I2C Address: 0x50
Pin C34: GA[0]=0
Pin D35: GA[1]=0



FMC_VADJ	2 A
FMC_VREF_A_M2C	1 mA
3P3VAUX	20 mA
3P3V	3 A
+12.0V	1 A

FMC_VADJ	FPGA
FPGA	FPGA
+3.3 V	FPGA
+3.3V_FMC	FPGA
+12.0V_FMC	



Title: FMC
A4 Number: TEI0022.PrjPCB Default
Rev. 03

Date: 2019-12-13 Copyright: Trenz Electronic GmbH
Drawn by: ED Filename: FMC.SchDoc

1

2

3

4







1

2





3

4





A



B



C



D



Title:		PMOD	
A4	Number:	TEI0022.PrjPCB Default	Rev. 03
Date:	2019-12-13	Copyright: Trenz Electronic GmbH	Page 27 of 34
Drawn by:	ED	Filename: PMOD.SchDoc	

1

2

3


4

1


2

3

4



Power Supply Structure



A

A

B

B


C

C


D

D

Power Supply Sequencing



Brown Out Detection



VADJ-Threshold: 1.0 V



Title: TEB0911

A4 Number: TEI0022.PrjPCB Default

Rev. 03

Date: 2019-12-13 Copyright: Trenz Electronic GmbH

Page 28 of 34

Drawn by: ED Filename: Power.SchDoc

1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D



Title: Power1

A4 Number: TEI0022.PrjPCB Default

Rev. 03

Date: 2019-12-13 Copyright: Trenz Electronic GmbH

Page 29 of 34


Drawn by: ED Filename: Power1.SchDoc

1

2


3

4



Title: Power2		
A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 30 of 34
Drawn by: ED	Filename: Power2.SchDoc	

1 2 3 4



Title: Power3

A4 Number: TEI0022.PrjPCB
Default


Rev. 03


Date: 2019-12-13 Copyright: Trenz Electronic GmbH

Page 31 of 34

Drawn by: ED Filename: Power3.SchDoc

1 2 3 4





Title: Power5		
A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 33 of 34
Drawn by: ED	Filename: Power5.SchDoc	

CHANGES REV01 to REV02

- Added "Revision_Changes.SchDoc"
- Swapped FTDI_JTAG_TMS/CS and FTDI_JTAG_TDI/DO at MAX10 (JIRA GT-1064)

- Added "+12 V" comment in PCB
- Added power in symbol and attention symbol in PCB
- LED circuits changed (JIRA GT-1062)
- FTDI LED polarity and resistors changed
- Added pull-ups on OCS_N1...4 to "+3.3V"
- Changed net name CLK_50MHz_MAX10 to CLK_MAX10
- Changed net name HPS_CLK2_25MHz to HPS_CLK2
- Changed C468 and C469 from 33 pF to 47 pF
- Connected PG from U46 to MAX10
- Pulled the MODE pins from U45, U46, U50, and U56 down
- Changed net name "INTVCC_+5.0V" to "MODE"
- Deleted nets "INTVCC_+5.0V"

- Disconnect nets "Link_ST", and "RX_ER" from Cyclone V
- Inserted net "EN_+5.0V" for controlling DCDC U46
- Changed the Power Supply Sequencing
- Changed resistors for LEDs
- Changed MODE pin circuit from U47 and U49 (JIRA GT-1077)
- Added pull up for net "HPS_RST#_BO"

- Added pull downs for net "MODE_DDR_HPS" and "MODE_DDR_FPGA"
- Change pull down of net "FPGA_DDR_RESET" to pull up to "VDD_DDR_FPGA"
- Change pull down of net "HPS_DDR_RESET" to pull up to "VDD_DDR_FPGA"
- Deleted 100 Ohm resistor between nets "SMA_CLK_OUT_p" and "SMA_CLK_OUT_n"
- Added zero Ohm resistor at U3 pin 2.
- Added pull up for U2 pin HPS_PORSEL
- Changed resistor values from signals CONF_DONE_I, nCONFIG_I, and nSTATUS from 12k to 10k

- Changed voltage divider resistor values of R268 and R269
- Connected ID of U8 to +3.3V via a 0 Ohm resistor
- Changed R42 from 8k06 Ohm to 1k Ohm
- Added resistor divider (R279 and R283) for Ethernet clock input

- Connected Ethernet reset to Intel MAX10
- Added cooler attachment (JIRA GT-1070)

- Changed transistor T3 circuit to component U37
- Swapped HDMI pins (JIRA GT-1079)

- Changed programmable clock (U3) to project specific clock
- Connected net "QSPI_RST" from Cyclone V to "+3.3V" via pull-up resistor
- Connected net "AS_RST" from Cyclone V to "+3.3V" via pull-up resistor
- Added pull-up resistor for net "ETH_MDC"

- Connect nets "GPIO2", "GPIO3", and "GPIO4" between MAX10 and Cyclone V

- Connect nets "THERM_N" and "ALERT_N" to Cyclone V bank 6A and changed pull-up to net "VDD_DDR_HPS"
- Connect nets "FPGA_RST#_SW" and "USER_BTN_SW" to MAX10 bank 8 and changed pull-up to net "+3.3V_MAX10"
- Delete nets "BCBUS4", "BCBUS5", "BCBUS6", and "BCBUS7"

- Connect USB HUB reset to MAX10 with net "USB_HUB_RST"

- Increased size of "ARROW" logo on PCB

- Add boxes for LEDs on PCB

- Change address on PCB

- Change revision on PCB

- Changed RJ45 connector

- Changed assembly option of C35, C80, C81, C120, C121, C426, D26, D29, D32, R210, R228, R230, R255, R264, R225, R239, R193, R265, R241, R242, R243, R244, and R226

- Changed D11, D12, D13, D14, D18, D19, and D25 from active-low to active-high

- Change resistor value of R41 from 0 Ohm to 33 Ohm

- Connect net "USB_RST" to MAX10

- Insert resistors R207, R208, R209, and R284 to connect I2C HDMI with I2C HPS optionally

- Change net "PG_VDD_HPS" to "PG_DDR_HPS" and "PG_VDD_HPS"

- Insert R286 as pull-up for net "PG_VDD_HPS"

- Change net "PG_VDD_FPGA" to "PG_DDR_FPGA" and "PG_VDD_FPGA"

- Insert R285 as pull-up for net "PG_VDD_FPGA"

- Delete nets "BCBUS0" and "BCBUS3"

- Changed C436 to higher voltage range

- Library update

- Pull-up for I2C bus set to 2K2

- Deleted "BCBUS1" and "BCBUS2"

CHANGES REV02 to REV03

- Changed PGOOD connection for DCDC U47 (+2.5V)
- Changed PGOOD connection for DCDC U49 (+3.3V)
- Swapped TX and RX labels for FTDI_RX and FTDI_TX
- Added R287 and changed R14 and R279 to 301R
- Changed R13, R15...18, R20, R141, R169, R171...174 from 12K1 to 10K
- Changed R283 from 820R to 887R
- Changed R197 from 5K1 to 3K01 and added R288 with 2K
- Changed R2, R206, and R231 from 1K5 to 2K
- Changed R35 R36, R40, R52, R163, R164, from 2K2 to 2K
- Changed R128 from 2K2 to 2K and added R293 with 240R
- Change R262 from 174K to 150K and add R290 with 19K1
- Change R1 from 150K to 100K, R51 from 187K to 249K and add R292 with 249K in parallel to R51
- Changed R253 from 8K2 to 8K06
- Changed C46, C48, C74, C86, C88, C114, C117 from 47nF to 22nF
- Changed R4, R11, R34, R37, R39, R44, R46, R165, R166, R190, R280, R281 from 12K to 10K
- Changed R125 from 12K to 10K and added R294 with 2K
- Changed R146 from 12K to 10K and added R295 with 2K
- Changed DDR U26, U27, U28, U29 from IS43TR16512BL-125KBLI (1 GByte) to IS43TR16256BL-125KBLI (512 MByte)



Title: Revision_Changes		Rev. 03
A4	Number: TEI0022.PrjPCB Default	
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 34 of 34
Drawn by: ED	Filename: Revision_Changes.SchDoc	