

How to use make – a short guide

ARQCP – DEI/ISEP 2023/2024

September 17, 2023

Contents

1	Introduction	1
2	Makefile anatomy	1
3	Basic Examples	2
4	Advanced examples	3
5	Assembly Language	8

1 Introduction

The make program has as purpose the streamlining of a program's compilation, avoiding unnecessary recompilations, but can be used to automate many other tasks. In alternative one can always use a custom script for building a software project, but the script will blindly recompile all the source files, even if only one source file has been altered, or it will be very complex.

In this document several examples of how make can be used will be given, with usage simplicity as a main target. Some of the examples may not be the most concise or elegant way of using make but they are (in the author's opinion) the easiest way for a beginner. For a deeper study of make please read the manual or the references.

In order to build a software project make must possess a list of the dependencies between the various files. The list of files and associated prerequisites is stored in a file called `Makefile` and each software project has it's own folder, and on that folder a corresponding `Makefile`.

To know if a file is need of an update, make uses the file modification date. If a file does not exist, make considers it as in need of an update.

As the date of a file is important, one may have the need of changing the date of a file. In order to do that, one can use the `touch` command that updates the date of a file (or changes it – see manual). If the file given as an argument to the `touch` command does not exist, the file is created (without content – with a size of zero bytes).

2 Makefile anatomy

One can assume that a `Makefile` is a recipe. On the recipe we have the steps need to build our project, and make is smart enough to execute only the steps needed to (re)build our project.

Each file to build or step to be executed receives the name of *target*. Each target will have an entry on the `Makefile` with it's name, the list of targets that it depends upon (prerequisites), and the list of commands that produce the required target. Each set of target, prerequisites and command list is also known as a *rule*.




Figure 1: Target and Prerequisites


If the command list does not produce a file, `make` executes it considering that the target has been updated.

The basic format of a Makefile entry is:

```

target... : prerequisite ...
          command
          ...
  
```

On the first line, the colon (`:`) ends the target list (one or more targets). After we have the list of prerequisites (the files that our target depends upon).

 The next lines that begin with a Tab are considered as command lines for the target building rule. The use of spaces instead of a Tab is a very common error¹ and one of the most infuriating features of `make`, for a beginner.

Lines starting with `#` are considered comments, and do not end a rule. The end of a rule is marked by an empty line, that does not start with Tab or `#`.

3 Basic Examples

A very simple Makefile is the following:

```

1 # ex01/Makefile
2 test.txt:
3     cat Makefile > test.txt
  
```

The first time `make` runs the file creates the file `test.txt` and on the second time it runs, will tell us the file is up to date:

```

ex01# make
cat Makefile > test.txt
ex01# make
make: 'test.txt' is up to date.
  
```

Each line of the building rule will be executed by a different shell (`make` starts a new shell for every line). As an example we have the following two files:

¹Some text editors like `vi` or `emacs` avoid those errors when editing a Makefile.

```
1 # ex02/Makefile
2 test:
3     cd /tmp
4     pwd
5
```

```
1 # ex03/Makefile
2 test:
3     cd /tmp ; pwd
4
```

While in the first example, the `pwd` is executed in the current folder, in the second case `pwd` will run on the `/tmp` folder.

```
ex02# make
cd /tmp
pwd
/Users/paf/unix/make/ex02
ex02#
```

```
ex03# make
cd /tmp ; pwd
/tmp
ex03#
```

The next example is a very simple *makefile* for the common `hello.c` program:

```
1 # ex04/Makefile
2
3 hello: hello.c
4     gcc -Wall -Wextra -fanalyzer hello.c -o hello
```

```
ex04# make
gcc -Wall -Wextra -fanalyzer hello.c -o hello
ex04# make
make: 'hello' is up to date.
ex04# touch hello.c
ex04# make
gcc -Wall -Wextra -fanalyzer hello.c -o hello
```

Up to now, we had only makefiles with only one target. When makefiles have more than one target, `make` only will try to build the first target on the makefile, and will ignore the others.

4 Advanced examples

The creation of an executable by a C compiler can be split in two phases: the compilation phase including the object code generation (`.o`) and the creation of the desired executable file (made by the *linker*):

```
1 # ex05/Makefile
2
3 hello: hello.o
4     gcc -Wall -Wextra hello.o -o hello
5
6 hello.o: hello.c
7     gcc -Wall -Wextra -fanalyzer -c hello.c
```

```
ex05# ls
hello.c  Makefile
ex05# make
gcc -Wall -Wextra -fanalyzer -c hello.c
gcc -Wall -Wextra hello.o -o hello
ex05# ls
hello  hello.c  hello.o  Makefile
ex05#
```

The linking (joining the object code) phase is much faster than the proper compilation phase. This can be used, if we split our source code in different modules and compile them separately, only joining them on the linking phase. This way, when working only in a small part of our source code, we will not need to recompile the full source code. In a simple example we will use a source file with the `hello` function and another with the `main` function.

```
1 # ex06/Makefile
2
3 hello: hello.o  main.o
4     gcc -Wall -Wextra hello.o main.o -o hello
5
6 hello.o: hello.c hello.h
7     gcc -Wall -Wextra -fanalyzer -c hello.c
8
9 main.o: main.c  hello.h
10    gcc -Wall -Wextra -fanalyzer -c main.c
```

One can see that `make` executes only the required commands to create the final program:

```
ex06# ls
hello.c  hello.h  main.c  Makefile
guest@antix-dev:/media/sf_antiX/make_eng/ex06
ex06# make
gcc -Wall -Wextra -fanalyzer -c hello.c
gcc -Wall -Wextra -fanalyzer -c main.c
gcc -Wall -Wextra hello.o main.o -o hello
ex06# make
make: 'hello' is up to date.
ex06# touch hello.c
ex06# make
gcc -Wall -Wextra -fanalyzer -c hello.c
gcc -Wall -Wextra hello.o main.o -o hello
ex06# make
make: 'hello' is up to date.
```

```
ex06# touch main.c
ex06# make
gcc -Wall -Wextra -fanalyzer -c main.c
gcc -Wall -Wextra hello.o main.o -o hello
ex06# touch hello.h
ex06# make
gcc -Wall -Wextra -fanalyzer -c hello.c
gcc -Wall -Wextra -fanalyzer -c main.c
gcc -Wall -Wextra hello.o main.o -o hello
ex06# ls
hello hello.c hello.h hello.o main.c main.o Makefile
ex06#
```

On this example, we have an header file (.h) with the function declarations and the source code files.

```
1 /* hello.h */
2
3 #ifndef HELLO_H
4
5 #define HELLO_H
6 void hello(void);
7 #endif
```

```
1 /* hello.c */
2 #include <stdio.h>
3 #include "hello.h"
4
5 void hello(void)
6 {
7     printf("Hello, world\n");
8 }
9
```

```
1 /* main.c */
2 #include "hello.h"
3
4 int main(void)
5 {
6     hello();
7     return 0;
8 }
```

It is not needed to include the `hello.h` on the `hello.c` source, but if that is done, the compiler will detect possible mismatches between the two. The header file is *protected* against accidental multiple inclusion by the use of a symbol (`HELLO_H`). If the symbol has not been defined (`#ifndef`), then the symbol is defined (`#define`) and the function definitions (only one in this example) are made. If the symbol has already been defined, it means that this header file has already been included so no further action is needed.

On the next example make is used to run programs, and that is very simple to do.

```
1 # ex07/Makefile
2
3 hello: hello.o main.o
4     gcc -Wall -Wextra hello.o main.o -o hello
5
6 hello.o: hello.c hello.h
7     gcc -Wall -Wextra -fanalyzer -c hello.c
8
9 main.o: main.c hello.h
10    gcc -Wall -Wextra -fanalyzer -c main.c
11
12 run:    hello
13    ./hello
```

One can see the behavior of make, compiling the program, in order to run it, if that is needed:

```
ex07# ls
hello.c hello.h main.c Makefile
ex07# make
gcc -Wall -Wextra -fanalyzer -c hello.c
gcc -Wall -Wextra -fanalyzer -c main.c
gcc -Wall -Wextra hello.o main.o -o hello
guest@antix-dev:/media/sf_antiX/make_eng/ex07
ex07# make run
./hello
Hello, world
ex07# touch hello.h
ex07# make run
gcc -Wall -Wextra -fanalyzer -c hello.c
gcc -Wall -Wextra -fanalyzer -c main.c
gcc -Wall -Wextra hello.o main.o -o hello
./hello
Hello, world
ex07#
```

On the next example we have more samples of the versatility of make, variables and suffix definitions. Variables are easy to understand for someone used to programming languages and are used between brackets preceded by a dollar sign. Suffix definitions allows one to tell make how to obtain a certain file of a certain type from another file of a different type. First we tell make the desired suffixes and after we write the rules for their transformation.

```
1 # ex08/Makefile
2 # make variables
3 OBJFILES = hello.o main.o
4 PROGRAM = hello
5
6 # suffix rules
7 .SUFFIXES : .c .o
8 .c.o:
9     gcc -Wall -Wextra -fanalyzer -c $<
```

```

10 # how to transform a .c file into a .o file ;   $<   -- filename
11
12 hello:      ${OBJFILES}
13      gcc -Wall -Wextra ${OBJFILES} -o ${PROGRAM}
14 # how to create the executable
15
16 hello.o: hello.c hello.h
17
18 main.o: main.c hello.h
19
20 # individual dependencies
21
22 run:        ${PROGRAM}
23      ./${PROGRAM}
24
25 clean:
26      rm ${PROGRAM} ${OBJFILES}
27

```

In the make rules we can use (among others) two special variables `$<` and `$$`, where the first is equal to the filename and the second one is the filename without the extension².

```

ex08# ls
hello.c hello.h main.c Makefile
ex08# make
gcc -Wall -Wextra -fanalyzer -c hello.c
gcc -Wall -Wextra -fanalyzer -c main.c
gcc -Wall -Wextra hello.o main.o -o hello
ex08# make run
./hello
Hello, world
ex08# touch hello.h
ex08# make run
gcc -Wall -Wextra -fanalyzer -c hello.c
gcc -Wall -Wextra -fanalyzer -c main.c
gcc -Wall -Wextra hello.o main.o -o hello
./hello
ex08#

```

²This terminology is not 100% correct, but has been used for a better understanding. One can say that `$$` gets the filename, and erases the last characters up to the first dot that it finds (starting from the end of the string).

5 Assembly Language

To show how *makefiles* can be used in *assembly* we will use some very small examples taken from (BLUM, 2005).

On the first example we have only one source file (`cpuid.s`) generating an object file (`cpuid.o`) and finally an executable program.

```
1 # ex09/Makefile
2
3 cpuid: cpuid.o
4     gcc -Wall -Wextra cpuid.o -o cpuid
5
6 cpuid.o: cpuid.s
7     gcc -Wall -Wextra -c cpuid.s -o cpuid.o
8
9
```

We can do the same thing with the help of suffix rules:

```
1 # ex10/Makefile
2
3 # with suffixes
4 .SUFFIXES : .s .o
5
6 .s.o:
7     gcc -Wall -c $<
8
9 cpuid: cpuid.o
10     gcc -Wall cpuid.o -o cpuid
11
12
```

Many times *assembly* language is used associated to a C language program. As an example we have an executable (`mainprog`) that results from two source code files, one in C (`mainprog.c`) and another in *assembly* language (`asmfunc.s`). While one is processed by `gcc`, the other is processed by `as`.

```
1 # ex11/Makefile
2
3 mainprog: mainprog.o asmfunc.o
4     gcc -Wall -Wextra mainprog.o asmfunc.o -o mainprog
5
6
7 mainprog.o : mainprog.c asmfunc.h
8     gcc -Wall -Wextra -fanalyze -c mainprog.c
9
10
11 asmfunc.o : asmfunc.s
12     as asmfunc.s -o asmfunc.o
13
14 run: mainprog
15     ./mainprog
```


Once again the *Makefile* can be simplified using suffix rules, as we can see in the next example.

```
1 # ex14/Makefile
2
3 # the suffixes that are important
4 .SUFFIXES : .o .c .s
5
6
7 # how to transform a .c file into a .o file
8 .c.o:
9     gcc -Wall -Wextra -fanalyzer -c $<
10
11 # how to transform a .s file into a .o file
12 .s.o:
13     as $< -o $*.o
14
15
16 mainprog: mainprog.o asfunc.o
17     gcc -Wall -Wextra mainprog.o asfunc.o -o mainprog
18
19 run: mainprog
20     ./mainprog
21
22
23 clean:
24     rm -f mainprog *.o
25
```

References

- BLUM, Richard – *Professional Assembly Language*. Indianapolis, IN: Wiley Publishing, Inc., 2005. ISBN 0-7645-7901-0
- LEHEY, Greg – *Porting UNIX Software: from download to debug*. Sebastopol, CA: O'Reilly & Associates, 1995. ISBN 1-56592-126-7
- MATTHEW, Neil; STONES, Richard – *Beginning Linux programming*. 4th edition. Wrox, 2007 (URL: <http://www.wrox.com/WileyCDA/>). ISBN 978-0-470-14762-7
- MECKLENBURG, Robert William; ORAM, Andrew – *Managing Projects with GNU Make*. 3rd edition. Sebastopol, CA: O'Reilly, 2005, p. 280. ISBN 0596006101
- ; TALBOT, Steve – *Managing Projects with Make*. 2nd edition. Sebastopol, CA: O'Reilly & Associates, 1991, p. 150. ISBN 0-937175-90-0
- ORAM, Andy; LOUKIDES, Mike – *Programming with GNU Software*. Sebastopol, CA: O'Reilly & Associates, 1996. ISBN 1-56592-112-7
- REHMAN, Rafeeq Ur; PAUL, Christopher – *The Linux Development Platform*. Upper Saddle River, NJ: Prentice Hall PTR, November 2002 (URL: <http://www.informit.com/promotions/promotion.aspx?promo=135563>). ISBN 0130091154