


LDO


Previous Week:

- Completed two additional OTA layouts, focusing on placing dummy transistors to improve matching and ensure symmetry between devices, as well as keeping metals as direct as possible with minimal bends. Simulation results post-layout were poor.
- Met with Pini to analyze possible causes — advised further layout improvements and additional dummies.
- Question – VSS?

Next:

- Continue refining OTA and BGR layouts to improve post-layout performance.





DC Response

Name Vis

v /net8; dc (V)

