
# LDO - Week 2

## **Previous Week:**

- Met with Tal to discuss layout issues.
- Mostly completed the OTA layout design.
- The OTA layout passed LVS and DRC, except for one remaining error, which we are working with Tal to resolve.
- Extracted QRC but the OTA output is stuck at 0V in simulations.

### This Week:

- Resolving the outstanding DRC issue.
- Finalizing the BGR layout.
- Running simulations to verify the layout.





REPORT FILE NAME: LAYOUT NAME: SOURCE NAME:

SOURCE NAME: RULE FILE: CREATION TIME:

CURRENT DIRECTORY:

USER NAME:

CALIBRE VERSION:

OTA.lvs.report OTA.sp ('OTA')

OTA.src.net ('OTA')

\_DFM\_LVS\_RC\_CALIBRE\_N28HP\_lp9M\_5X1Y1Z1U\_ALRDL.v1.0\_3p\_

Wed Mar 26 19:10:41 2025

/project/tsmc28mmwave/users/yaishorf/ws/calibrelvs/OTA

yaishorf

v2022.1\_36.16 Tue Mar 1 14:26:36 PST 2022

#### OVERALL COMPARISON RESULTS



#### CELL SUMMARY

LVS PARAMETERS

Cell OTA_symbol       Check DIODMY_L:WARNING	☐ X Check IO_CONNECT_CORE_NET_VOLTAGE_IS_CORE:WARNING1 1	
	└X Cell OTA_symbol ∰	
		$\vee$

- IO\_CONNECT\_CORE\_NET\_VOLTAGE\_IS\_CORE:WARNING1 { @ USE\_IO\_VOLTAGE\_ON\_CORE\_TO\_IO\_NET option is off in this DRC run.
  @ I. It will use low voltage space rules to do DRC, as you do not assign the voltage marker & the net connects to IO MOS and core MOS simultaneousely. @ 2. If the designer knows some nets use high volatage,
- please turn on USE IO VOLTAGE ON CORE TO IO NET option to check high voltage space rules conservatively.
- @ 3. If you turn on USE\_IO\_VOLTAGE\_ON\_CORE\_TO\_IO\_NET option, you might find some high voltage space violations are actually false errors
  @ because these nets actually use low voltage. You can turn off the option.
- @ 4. It is strongly recommended to assign volatage marker layer on the nets connect to IO MOS and core MOS simultaneousely.
- @ 5. This warning is just a reminder, not a gated item for tape-out. COPY CHIPX

