



UNIVERSITÉ GRENoble ALPES

COMPTE RENDU

TP CONVERSIONS NUMÉRIQUE-ANALOGIQUE ANALOGIQUE-NUMÉRIQUE

TABLE DE MATIÈRES :

TP1

- 1) Introduction TP1.....
- 2) Préparation.....
- 3) Etude dynamique CAN-CNA
 - a) Étude statique du CAN
 - b) Étude statique du CNA
 - c) Étude dynamique.....
- 3) Conclusion.....

Kuanyshov Arsen....

GROUPE 01 TP 01

1 Introduction

During this practical work we are going to study the functioning of Analog-Digital Converter(ADC eng; CAN fr) and Digital-Analog Converter(DAC eng; CNA fr). The ADC is a classic 8-bit converter with successive approximations. The DAC is a classic so-called R-2R scale converter.

2 Preparation




FIGURE 1 – Preparation work 1.




FIGURE 2 – Preparation work 1.

3 Etude dynamique CAN-CNA

3.1 Etude dynamique CAN

In this part we will only use CAN. For this I disconnected CAN from CNA and put a reference voltage at 2.5V and an Offset at 0.

1.1) First of all we want to see an exit voltage which responds to 255 in binary (all 8 bits of ADC are enabled). After connecting a voltage source of about 5 volts to the entrance of CAN I observed measuring on multimeter shows 2.47V. For 127 value of ADC we could notice that the exit voltage is 5.02 volts.

When we change the reference voltage we can observe how it influences the maximum output voltage possible. I put $V_{ref}=5V$ and now the output corresponding to $b=127$ is 4.9V and increasing the enter value doesn't gradually change the output. The maximum is around 5 volts. The conclusion is that the reference voltage is the one that shows the maximum value of output, but this value is never reached. The error I had finding 5.02 volts is

1.2) Going further we will remove the reference voltage. Here I retried the measurements done on 1.1) and I noticed that the output corresponding to 127 bits is 2.45V and the one corresponding to 255 bits is 4.95V. So we can say that the nominal reference value in CAN is 2.5 Volts.

1.3) By regulating manually the offset I've had 127 bits +2.43 volts in entrance + regulated offset and the outcome was 460mV. So basically I reduced the final value by applying an offset. Offset serves to vary the entrance voltage either in positive or negative direction.

3.2 Étude statique du CNA

Now we choose the reference voltage as 5 volts. As well we've put all the bits at 1 except for the d7. 2.1) $V_s = 1.6V$

2.2) $E_{max}=20V$ (all bits at 1); $E_{min} = 1.6V$ (7 bits at 0 and d0 at 1)

So $E=20-1.6=18.4V$

$Q=18.4/255=72mV$

2.3) Resolution is 8 bits

2.4) The resolution can vary depending on resistances in the circuit. For example it can be 4.999kOhm instead of 5kOhm.

3.3 Étude dynamique

In this part, the two converters are connected. According to the manufacturer's documentation, it is noticed that the conversion time of the DAC (70ns) is much less than that of the ADC.

3.3) Having an entrance value of 500mV I received 5V as an output. With 280mV there is 2.8V in output. For 480mV-4.880V, 660mV-6.56V et cetera.

3.1) To find the maximum number of voltage to have invariant binary number we need to resolve the quantum which is $(E_{max}-E_{min})/255$

For 50Hz and 500 we have :

$E_{max}=2.95V$ $E_{min}=0.02V$ $Q=2.93/255=11.2mV$ For 80Hz we have :

$E_{max}=3.83V$ $E_{min}=0.03V$ $Q=3.8/255=15mV$

3.2) The frequency changes the step for the digital bits. By that I want to say that if we put 0.83V at 200Hz frequency, we'll see that the number corresponding for that output is not exact (d5 to d0 are all on). And if we put low input frequency such as 10Hz with the same voltage, d5 to d3 will blink pretty fast. In my estimation this happens because the number of the output we obtain is not exactly $d_0=1, d_1=1 \dots d_5=1, d_6=0, d_7=0$ but it's varies among the numbers of quantum

3.3) Now we need to find dV_e/dt variation where dV_e is the minimal voltage difference and dt is the temporal difference of 1 conversion for dV_e . Also dV_e is our quantum. We are taking the one for 80Hz.

$$dV_e/dt = 15.4\text{mV} / 1.22\text{ms} = 12.6\text{V/s}$$




FIGURE 3 – .

And the time for 1 conversion is $2\text{ms} / 16 = 125\mu\text{s}$ (2ms for all conversions and 16-number of conversions)

3.4) Watching d0 shows us nearly the same result-180µs




FIGURE 4 – .

3.5) Now connecting a rectangular signal we receive this result.




FIGURE 5 – .

Can we measure the settling time supposing that the conversion time of CNA could be ignored? Yes.

4 Conclusion

-I found the difference of working with and without reference voltage on ADC. Not only allows ADC and DAC to establish the correspondence scale between the digital quantity and an analog voltage but it corresponds to the highest possible value for the output of ADC for example.

-The quantum can show us how much value divides the conversions and helps to find the conversion time as we did in 3.3)

-I studied the influence of the frequency of the input