


# **STM32F746g**

## **FROM**

## **SCRATCH**

1. Как стартует процессор после сброса/включения питания
2. Memory Layout программы и linker скрипт
3. Собираем проект
4. Тактирование
5. GPIO, регистры
6. USART, регистры



**System Reset** устанавливает все регистры микроконтроллера в их значение по умолчанию. Значение по умолчанию указано для каждого регистра в reference manual документе.

*Software Reset - SYSRESETREQ bit in Cortex®-M7 Application Interrupt and Reset Control Register*

#### 6.4.1 GPIO port mode register (GPIOx\_MODER) (x = A to K)

Address offset: 0x00

Reset value:


- 0xA800 0000 for port A
- 0x0000 0280 for port B
- 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:0 **MODER[15:0][1:0]**: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O mode.


- 00: Input mode (reset state)
- 01: General purpose output mode
- 10: Alternate function mode
- 11: Analog mode



```
bits(32) vectortable = VTOR<31:7>:'0000000';
SP_main = MemA_with_priv[vectortable, 4, AccType_VECTABLE] AND 0xFFFFFFF<31:0>;
SP_process = ((bits(30) UNKNOWN):'00');
LR = 0xFFFFFFF<31:0>; /* preset to an illegal exception return value */
tmp = MemA_with_priv[vectortable+4, 4, AccType_VECTABLE];
tbit = tmp<0>;
APSR = bits(32) UNKNOWN; /* flags UNPREDICTABLE from reset */
IPSR<8:0> = Zeros(9); /* Exception Number cleared */
EPSR.T = tbit; /* T bit set from vector */
EPSR.IT<7:0> = Zeros(8); /* IT/ICI bits cleared */
BranchTo(tmp AND 0xFFFFFFF<31:0>; /* address of reset service routine */
```


1. Включение питания или Reset сигнал на процессор, приводят к началу исполнения инструкций процессором с адреса расположенного в таблице векторов прерываний со смещением 0x04 - **Reset Vector**. По дефолту таблица прерываний находится во Flash памяти по адресу **0x0000 0000** - который на ваших бордах мапится на **0x0800 0000**. Таблицу векторов прерываний необходимо прошить правильным образом, чтобы прыгнуть на нужное место в коде - ваш загрузчик. А также правильно выставить SP на SRAM память.
2. Код и данные, для инициализации глобальных переменных, лежат во Flash памяти. На старте вам необходимо, инициализировать .data секцию, скопировав данные из .data из Flash в .data в SRAM. Также необходимо заполнить .bss секцию в SRAM нулями.
3. Переустановить SP (если это нужно).
4. Прыгнуть на main, и начать инициализацию периферии (если это нужно).

Exception number	IRQ number	Offset	Vector
16+n	n	0x0040+4n	IRQn
.	.	.	.
18	2	0x004C	IRQ2
17	1	0x0048	IRQ1
16	0	0x0044	IRQ0
15	-1	0x0040	Systick
14	-2	0x003C	PendSV
13		0x0038	Reserved
12			Reserved for Debug
11	-5		SVCall
10		0x002C	Reserved
9			
8			
7			Usage fault
6	-10		
5	-11	0x0018	
4	-12	0x0014	Bus fault
3	-13	0x0010	Memory management fault
2	-14	0x000C	Hard fault
1		0x0008	NMI
		0x0004	Reset
		0x0000	Initial SP value





```
11 /* Specify the memory areas */
12 MEMORY
13 {
14   RAM (xrw)      : ORIGIN = 0x20000000, LENGTH = 320K
15   FLASH (rx)     : ORIGIN = 0x80000000, LENGTH = 1024K
16 }
17
18 /* Define output sections */
19 SECTIONS
20 {
21   /* The startup code goes first into FLASH */
22   .isr_vector :
23   {
24     . = ALIGN(4);
25     KEEP(*(.isr_vector)) /* Startup code */
26     . = ALIGN(4);
27   } >FLASH
28
29   /* The program code and other data goes into FLASH */
30   .text :
31   {
32     . = ALIGN(4);
33     *(.text)           /* .text sections (code) */
34     *(.text*)          /* .text* sections (code) */
35     *(.glue_7)          /* glue arm to thumb code */
36     *(.glue_7t)         /* glue thumb to arm code */
37     *(.eh_frame)
38
39     KEEP (*(.init))
40     KEEP (*(.fini))
41
42     . = ALIGN(4);
43     _etext = .;          /* define a global symbols at end of code */
44   } >FLASH
45
46   /* used by the startup to initialize data */
47   _sdata = LOADADDR(.data);
48
49   /* Initialized data sections goes into RAM, load LMA copy after code */
50   .data :
51   {
52     . = ALIGN(4);
53     _sdata = .;          /* create a global symbol at data start */
54     *(.data)             /* .data sections */
55     *(.data*)            /* .data* sections */
56
57     . = ALIGN(4);
58     _edata = .;          /* define a global symbol at data end */
59   } >RAM AT> FLASH
60
61   /* Uninitialized data section */
62   . = ALIGN(4);
63   .bss :
64   {
65     /* This is used by the startup in order to initialize the .bss section */
66     _sbss = .;           /* define a global symbol at bss start */
67     _bss_start__ = _sbss;
68     *(.bss)
69     *(.bss*)
70     *(COMMON)
71
72     . = ALIGN(4);
73     _ebss = .;           /* define a global symbol at bss end */
74     _bss_end__ = _ebss;
75   } >RAM
76 }
```

```
113 /*****
114  *
115  * The minimal vector table for a Cortex M7. Note that the proper constructs
116  * must be placed on this to ensure that it ends up at physical address
117  * 0x0000.0000.
118  */
119 *****/
120 .section .isr_vector,"a",%progbits
121 .type g_pfnVectors,%object
122 .size g_pfnVectors,.-g_pfnVectors
123
124 g_pfnVectors:
125 .word _estack
126 .word Reset_Handler
127
128 .word NMI_Handler
129 .word HardFault_Handler
130 .word MemManage_Handler
131 .word BusFault_Handler
132 .word UsageFault_Handler
133 .word 0
134 .word 0
135 .word 0
136 .word 0
137 .word 0
138 .word SVC_Handler
139 .word DebugMon_Handler
140 .word 0
141 .word PendSV_Handler
142 .word SysTick_Handler
143
```



```
49 /**
50  * @brief This is the code that gets called when the processor first
51  * starts execution following a reset event. Only the absolutely
52  * necessary set is performed, after which the application
53  * supplied main() routine is called.
54  * @param None
55  * @retval None
56  */
57
58 .section .text.Reset_Handler
59 .weak Reset_Handler
60 .type Reset_Handler,%function
61 Reset_Handler:
62   ldr sp, =_estack /* set stack pointer */
63
64 /* Copy the data segment initializers from flash to SRAM */
65   movs r1, #0
66   b LoopCopyDataInit
67
68 CopyDataInit:
69   ldr r3, =_sdata
70   ldr r3, [r3, r1]
71   str r3, [r0, r1]
72   adds r1, r1, #4
73
74 LoopCopyDataInit:
75   ldr r0, =_sdata
76   ldr r3, =_edata
77   adds r2, r0, r1
78   cmp r2, r3
79   bcc CopyDataInit
80   ldr r2, =_sbss
81   b LoopFillZerobss
82 /* Zero fill the bss segment. */
83 FillZerobss:
84   movs r3, #0
85   str r3, [r2], #4
86
87 LoopFillZerobss:
88   ldr r3, =_ebss
89   cmp r2, r3
90   bcc FillZerobss
91
92 /* Call the clock system initialization function.*/
93   bl SystemInit
94 /* Call static constructors */
95   bl __libc_init_array
96 /* Call the application's entry point.*/
97   bl main
98   bx lr
99 .size Reset_Handler,.-Reset_Handler
100
```


Src/main.c	Наша основная программа
startup_stm32f746xx.s	Описывает вектора прерывания, заполняет bss/data, конструкторы, прыгает в main
Inc/stm32f746xx.h	Define all stm32f746g registers
STM32F746NGHx_FLASH.ld	Linker script





```
arm-none-eabi-gcc -mcpu=cortex-m7 -mlittle-endian -mthumb -g -I./Inc -DSTM32F746xx -c ./Src/main.c -o ./Src/main.o
```

```
arm-none-eabi-gcc -mcpu=cortex-m7 -mlittle-endian -mthumb -g -I./Inc -c ./startup_stm32f746xx.s -o
./startup_stm32f746xx.o
```


```
arm-none-eabi-gcc -mcpu=cortex-m7 -mlittle-endian -mthumb -T./STM32F746NGHx_FLASH.ld -Wl,--gc-section ./Src/main.o
./startup_stm32f746xx.o -o main.elf
```











### 5.3.10 **RCC** AHB1 peripheral clock register (**RCC\_AHB1ENR**)


Address offset: 0x30

Reset value: 0x0010 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	OTGHS ULPIEN	OTGHS EN	ETHM ACPTP EN	ETHM ACRX EN	ETHM ACTX EN	ETHMA CEN	Res.	DMA2D EN	DMA2 EN	DMA1 EN	DTCMRA MEN	Res.	BKPSR AMEN	Res.	Res.
	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw		rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	CRC EN	Res.	GPIOK EN	GPIOJ EN	GPIOI EN	GPIOH EN	GPIOG EN	GPIOF EN	GPIOE EN	GIPOD EN	GPIOC EN	GPIOB EN	GPIOA EN
			rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw


**RCC->AHB1ENR |= RCC\_AHB1ENR\_GPIOIEN;**




**HSI** High Speed Internal oscillator clock

**HSE** High Speed External oscillator clock

**PLL** Phase Locked Loop clock





### 5.3.10 **RCC** AHB1 peripheral clock register (**RCC\_AHB1ENR**)


Address offset: 0x30

Reset value: 0x0010 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	OTGHS ULPIEN	OTGHS EN	ETHM ACPTP EN	ETHM ACRX EN	ETHM ACTX EN	ETHMA CEN	Res.	DMA2D EN	DMA2 EN	DMA1 EN	DTCMRA MEN	Res.	BKPSR AMEN	Res.	Res.
	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw		rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	CRC EN	Res.	GPIOK EN	GPIOJ EN	GPIOI EN	GPIOH EN	GPIOG EN	GPIOF EN	GPIOE EN	GIPOD EN	GPIOC EN	GPIOB EN	GPIOA EN
			rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

**RCC->AHB1ENR |= RCC\_AHB1ENR\_GPIOIEN;**



#### GPIO MODES:

- Input Floating
- Input pull-up
- Input pull-down
- Analog
- Output open-drain
- Output push-pull
- Alternative functions (push-pull and open-drain): USART, SPI, I2C, Timer, LCD, USB, etc...

**GPIOx\_MODER:**

00 - input mode (R)  
 01 - GP output mode  
 10 - Alternative func mode  
 11 - Analog mode

**GPIOx\_OTYPER:**

0 - Output push-pull (R)  
 1 - Output open-drain

**GPIOx\_PUPDR:**

00 - No Pull-up/down (R)  
 01 - Pull-up  
 10 - Pull-down

**GPIOx\_IDR:**

IDR - input data I/O pin

**GPIOx\_ODR:**

ODR - output data I/O pin

**GPIOx\_AFR1:**

AFR - Alternate function for port0 - port7  
 example: 0000(R) - AF0, 0010 - AF2, 1111 - AF15

**GPIOx\_AFRH:**

AFR - Alternate function for port8 - port15  
 example: 0000(R) - AF0, 0010 - AF2, 1111 - AF15

**GPIOx\_BSRR (Bits 15:0 - Set, Bits 31:16 - Reset):**

Atomic set/reset output data I/O pin  
 To set Port A Bit 5 to a 1 you simply do GPIOA->BSRR = (1<<5)  
 Without the BSRR you would have to do GPIOA->ODR |= (1<<5)

```
//PI1 GP output mode
```

```
GPIOI->MODER |= (0b01<<2);
```

```
// set LED PI1
```

```
GPIOI->BSRR |= (1 << 1);
```

```
// Read Button PI1
```



```
while ((GPIOI->IDR & (1 << 11)) != (1 << 11));
```

## UART


### Universal Asynchronous Receiver-Transmitter

Receiver need to know baudrate of the transmitter before initiation of reception i.e. before communication to be established


It uses start bit (before data word), stop bits (one or two, after data word), parity bit (even or odd) in its base format for data formatting. Parity bit helps in one bit error detection.



<- Even Parity



<- Odd Parity



```
// Enable Clock
```


```
RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
```

```
RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
```

```
// Alternate Function Mode
```

```
GPIOA->MODER |= (0b10 << 9*2); // PA9
```

```
GPIOB->MODER |= (0b10 << 7*2); // PB7
```



UART schematic

GPIO for UART



Table 12. STM32F745xx and STM32F746xx alternate function mapping

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/CEC	I2C1/2/3/ 4/CEC	SPI1/2/3/ 4/5/6	SPI3/ SAI1	SPI2/3/U SART1/2/ 3/UART5/ SPDIFRX	SAI2/US ART6/UA RT4/5/7/8 /SPDIFR X	CAN1/2/T IM12/13/ 14/QUAD SPI/LCD	SAI2/QU ADSPI/O TG2_HS/ OTG1_FS	ETH/ OTG1_FS	FMC/SD MMC1/I/O TG2_FS	DCMI	LCD	SYS
Port A	PA0	-	TIM2_C H1/TIM2 _ETR	TIM5_C H1	TIM8_ET R	-	-	-	USART2 _CTS	UART4_ TX	-	SAI2_SD_ B	ETH_MII_ CRS	-	-	-	EVEN TOUT
	PA1	-	TIM2_C H2	TIM5_C H2	-	-	-	-	USART2 _RTS	UART4_ RX	QUADSP I_BK1_IO 3	SAI2_MC K_B	ETH_MII_ RX_CLK/ ETH_RMI I_REF_C LK	-	-	LCD_R2	EVEN TOUT
	PA2	-	TIM2_C H3	TIM5_C H3	TIM9_CH 1	-	-	-	USART2 _TX	SAI2_SC K_B	-	-	ETH_MDI O	-	-	LCD_R1	EVEN TOUT
	PA3	-	TIM2_C H4	TIM5_C H4	TIM9_CH 2	-	-	-	USART2 _RX	-	-	OTG_HS_ ULPI_D0	ETH_MII_ COL	-	-	LCD_B5	EVEN TOUT
	PA4	-	-	-	-	-	SPI1_NS S/I2S1_ WS	SPI3_NS S/I2S3_ WS	USART2 _CK	-	-	-	-	OTG_HS_ _SOF	DCMI_H SYNC	LCD_VS YNC	EVEN TOUT
	PA5	-	TIM2_C H1/TIM2 _ETR	-	TIM8_CH 1N	-	SPI1_SC K/I2S1_ CK	-	-	-	-	OTG_HS_ ULPI_CK	-	-	-	LCD_R4	EVEN TOUT
	PA6	-	TIM1_B KIN	TIM3_C H1	TIM8_BK1 N	-	SPI1_MI SO	-	-	-	TIM13_C H1	-	-	-	DCMI_PI XCLK	LCD_G2	EVEN TOUT
	PA7	-	TIM1_C H1N	TIM3_C H2	TIM8_CH 1N	-	SPI1_M OS/I2S1 _SD	-	-	-	TIM14_C H1	-	ETH_MII_ RX_DV/E TH_RMI I_CRS_DV	FMC_SD NWE	-	-	EVEN TOUT
	PA8	MCO1	TIM1_C H1	-	TIM8_BK1 N2	I2C3_SC L	-	-	USART1 _CK	-	-	OTG_FS_ SOF	-	-	-	LCD_R6	EVEN TOUT
	PA9	-	TIM1_C H2	-	-	I2C3_SM BA	SPI2_SC K/I2S2_ CK	-	USART1 _TX	-	-	-	-	-	DCMI_D 0	-	EVEN TOUT
	PA10	-	TIM1_C H3	-	-	-	-	-	USART1 _RX	-	-	OTG_FS_ ID	-	-	DCMI_D 1	-	EVEN TOUT
	PA11	-	TIM1_C H4	-	-	-	-	-	USART1 _CTS	-	CAN1_R X	OTG_FS_ DM	-	-	-	LCD_R4	EVEN TOUT

// &lt;&lt;4=PA9, 0b111=7=AF7


GPIOA-&gt;AFR[1] |= (0b111 &lt;&lt; (4 \* (9-8)));

Table 12. STM32F745xx and STM32F746xx alternate function mapping (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/CEC	I2C1/2/3/ 4/CEC	SPH1/2/3/ 4/5/6	SPI3/ SAI1	SPI2/3/U SART1/2/ 3/UART5/ SPDIFRX	SAI2/US ART6/UA RT4/5/7/8 /SPDIFR X	CAN1/2/T IM12/13/ 14/QUAD SPI/LCD	SAI2/QU ADSP1/O TG2_HS/ OTG1_FS	ETH/ OTG1_FS	FMC/SD MMC1/O TG2_FS	DCMI	LCD	SYS
Port A	PA12	-	TIM1_ET R	-	-	-	-	-	USART1 _RTS	SAI2_FS _B	CAN1_T X	OTG_FS_ DP	-	-	-	LCD_R5	EVEN TOUT
	PA13	JTMS- SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PA14	JTCK- SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PA15	JTDI	TIM2_C H1/TIM2 _ETR	-	-	HDMI- CEC	SPI1_NS S/I2S1_ WS	SPI3_NS S/I2S3_ WS	-	UART4_ RTS	-	-	-	-	-	-	EVEN TOUT
Port B	PB0	-	TIM1_C H2N	TIM3_C H3	TIM8_CH 2N	-	-	-	-	UART4_ CTS	LCD_R3	OTG_HS_ ULPI_D1	ETH_MII_ RXD2	-	-	-	EVEN TOUT
	PB1	-	TIM1_C H3N	TIM3_C H4	TIM8_CH 3N	-	-	-	-	-	LCD_R6	OTG_HS_ ULPI_D2	ETH_MII_ RXD3	-	-	-	EVEN TOUT
	PB2	-	-	-	-	-	-	SAI1_SD _A	SPI3_MO S/I2S3_ SD	-	QUADSP I_CLK	-	-	-	-	-	EVEN TOUT
	PB3	JTDO/T RACES WO	TIM2_C H2	-	-	-	SPI1_SC K/I2S1_ CK	SPI3_SC K/I2S3_ CK	-	-	-	-	-	-	-	-	EVEN TOUT
	PB4	NJTRST	-	TIM3_C H1	-	-	SPI1_MI SO	SPI3_MI SO	SPI2_NS S/I2S2_ WS	-	-	-	-	-	-	-	EVEN TOUT
	PB5	-	-	TIM3_C H2	-	I2C1_SM BA	SPI1_M OS/I2S1_ SD	SPI3_M OS/I2S3_ SD	-	-	CAN2_R X	OTG_HS_ ULPI_D7	ETH_PPS _OUT	FMC_SD CKE1	DCMI_D 10	-	EVEN TOUT
	PB6	-	-	TIM4_C H1	HDMI- CEC	I2C1_SC L	-	-	USART1 _TX	-	CAN2_T X	QUADSPI _BK1_NC S	-	FMC_SD NE1	DCMI_D 5	-	EVEN TOUT
	PB7	-	-	TIM4_C H2	-	I2C1_SD A	-	-	USART1 _RX	-	-	-	-	FMC_NL	DCMI_V SYNC	-	EVEN TOUT
	PB8	-	-	TIM4_C H3	TIM10_C H1	I2C1_SC L	-	-	-	-	CAN1_R X	-	ETH_MII_ TXD3	SDMMC 1_D4	DCMI_D 6	LCD_B6	EVEN TOUT

// &lt;&lt;28=PB7, 0b111=7=AF7

GPIOB-&gt;AFR[0] |= (0b111 &lt;&lt; (4 \* (7-0)));



```
// Enable Clock
RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
```

## USART\_CR1:

MOM1: [00] 1 Start bit, 8 data bits, n stop bits [R]  
MOM1: [01] 1 Start bit, 9 data bits, n stop bits  
MOM1: [10] 1 Start bit, 7 data bits, n stop bits  
PCE: [0] Parity Control Disable [R]  
PCE: [1] Parity Control Enable  
PS: [0] Even Parity [R]  
PS: [1] Odd Parity  
TE: [0] Transmitter Disable [R]  
TE: [1] Transmitter Enable  
RE: [0] Receiver Disable [R]  
RE: [1] Receiver Enable  
UE: [0] USART Disable [R]  
UE: [1] USART Enable

## USART\_CR2:

MSBFIRST [0]: Less Significant bit first (0bit is first) [R]  
MSBFIRST [1]: Most Significant bit first (bit 7/8/9 first)  
SWAP [0]: Tx/Rx as default [R]  
SWAP [1]: Tx/Rx are swapped  
STOP [00]: 1 stop bits [R]  
STOP [01]: 0.5 stop bits  
STOP [10]: 2 stop bits  
STOP [11]: 1.5 stop bits

### **USART\_BRR:**

USARTDIV: Baudrate divisor register:

In case of oversampling by 16, the equation is:

$$\text{Tx/Rx baud} = \frac{f_{\text{CK}}}{\text{USARTDIV}}$$

In case of oversampling by 8, the equation is:

$$\text{Tx/Rx baud} = \frac{2 \times f_{\text{CK}}}{\text{USARTDIV}}$$

$f_{\text{CK}}$  can be  $f_{\text{LSE}}$ ,  $f_{\text{HSI}}$ ,  $f_{\text{PCLK}}$ ,  $f_{\text{SYS}}$ .

### **USART\_RDR:**

RDR: Contains the received data character

### **USART\_TDR:**

TDR: Contains the data character to be transmitted

### **USART\_ISR:**

RXNE: [1] Received data is ready to be read

TXE: [1] Data is transferred to the shift register. It's cleared by the writing in **USART\_TDR** register.

oversampling is 16 by default, APB2 clock freq = 16MHz (from HSI and without prescallers), so:

**USARTDIV (for 9600 baudrate) = 16 000 000 / 9600 = 1667**

```
USART1->BRR = 1667;
```

```
USART1->CR1 |= USART_CR1_TE;
```


```
USART1->CR1 |= USART_CR1_UE;
```

```
while (1) {
```

```
    USART1->TDR = '3';
```

```
    while (!(USART1->ISR & USART_ISR_TXE));
```

```
}
```



**HSI** High Speed Internal oscillator clock

**HSE** High Speed External oscillator clock

**PLL** Phase Locked Loop clock

## RCC\_CFGR:

SWS [00]: HSI oscillator used as the system clock  
SWS [01]: HSE oscillator used as the system clock  
SWS [10]: PLL is used as the system clock

HPRE [0000]: System clocks not divided for AHB clocks  
HPRE [1000]: System clocks divided by 2 for AHB clocks  
HPRE [1001]: System clocks divided by 4 for AHB clocks  
HPRE [1010]: System clocks divided by 8 for AHB clocks

...

HPRE [1111]: System clocks divided by 512 for AHB clocks

PPRE2: [000]: AHB not divided for APB2 clocks  
PPRE2: [100]: AHB divided by 2 for APB2 clocks

...

PPRE2: [111]: AHB divided by 16 for APB2 clocks

PPRE1: [000]: AHB not divided for APB1 clocks  
PPRE1: [100]: AHB divided by 2 for APB1 clocks

...

PPRE1: [111]: AHB divided by 16 for APB1 clocks

SW[00]: Select HSI oscillator as system clock  
SW[01]: Select HSE oscillator as system clock  
SW[10]: Select PLL oscillator as system clock

## RCC\_CR:

HSION [0/1]: Off/On HSI  
HSIRDY [0/1]: HSI notready/ready  
HSEON [0/1]: Off/On HSE  
HSERDY [0/1]: HSE notready/ready  
PLLON [0/1]: Off/On PLL  
PLLRDY [0/1]: PLL notready/ready

```
RCC->CR |= RCC_CR_HSEON;  
while ((RCC->CR & RCC_CR_HSERDY) != RCC_CR_HSERDY);
```

```
RCC->CFGR |= RCC_CFGR_SW_HSE;  
while ((RCC->CFGR & RCC_CFGR_SWS_HSE) == 0);
```

```
uint32_t sws = 0, hpre = 0, ppre2 = 0, ppre1 = 0;  
sws = (RCC->CFGR & RCC_CFGR_SWS) >> RCC_CFGR_SWS_Pos;  
hpre = (RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos;  
ppre2 = (RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos;  
ppre1 = (RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos;
```



Что вынести из этой лекции:


- Reset signal
- Как стартует процессор
- Основы Linker скрипта и как собирается elf
- Clocks, GPIO, UART registers

Задание:

- Повторить все шаги для настройки (через регистры) UART и передачи данных по нему; залить на github чтобы я мог проверить;  
Вы можете использовать мою заготовку с пустым проектом:  
<https://github.com/badembed/STM32F746GDisco-Empty>

Задание повышенной сложности:

- Написать код для настройки uart6 или uart7 (не используя библиотек - только регистры) - см. serial6 и serial7 на плате->  
Вы можете переключить serial6 Rx и Serial6 Tx для того чтобы передавать и принимать в тот же самый uart;  
Залить на github чтобы я мог проверить;



USART




## UART

Universal Asynchronous Receiver-Transmitter

Receiver need to know baudrate of the transmitter before initiation of reception i.e. before communication to be established

It uses start bit (before data word), stop bits (one or two, after data word), parity bit (even or odd) in its base format for data formatting. Parity bit helps in one bit error detection.




## USART

Universal Synchronous Asynchronous Receiver Transmitter

It generates clocked data (i.e. synchronous clock generation), hence it supports higher data rate.

Receiver need not be required to know the baudrate of the transmitter. This is derived from the clock signal and data line.

Synchronous



**Figure 337. Data sampling when oversampling by 16**

