
STM32F746g FROM SCRATCH

- 1. Как стартует процессор после сброса/включения питания
- 2. Memory Layout программы и linker скрипт
- 3. Собираем проект
- 4. Тактирование
- 5. GPIO, регистры
- 6. USART, регистры



System Reset устанавливает все регистры микроконтроллера в их значение по умолчанию. Значение по умолчанию указано для каждого регистра в reference manual документе.

Sofware Reset - SYSRESETREQ bit in Cortex®-M7
Application Interrupt and Reset Control Register

6.4.1 GPIO port mode register (GPIOx_MODER) (x =A to K)

Address offset:0x00

Reset value:


- 0xA800 0000 for port A
- 0x0000 0280 for port B
- 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER15[1:0]		MODER14[1:0]		MODER13[1:0]		MODER12[1:0]		MODER11[1:0]		MODER10[1:0]		MODER9[1:0]		MODER8[1:0	
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODER7[1:0]		MODER6[1:0]		MODER5[1:0]		MODER4[1:0]		MODER3[1:0]		MODER2[1:0]		MODER1[1:0		MODE	R0[1:0]
rw	rw	rw	rw	rw	rw										

Bits 31:0 MODER[15:0][1:0]: Port x configuration I/O pin y (y = 15 to 0)


These bits are written by software to configure the I/O mode.

- 00: Input mode (reset state)
- 01: General purpose output mode
- 10: Alternate function mode
- 11: Analog mode



```
Exception number IRQ number
                                                                                                                                               Vector
   bits(32) vectortable = VTOR<31:7>:'00000000';
   SP_main = MemA_with_priv[vectortable, 4, AccType_VECTABLE] AND 0xFFFFFFFC<31:0>;
                                                                                                                     16+n
                                                                                                                                                IROn
                                                                                                                                    0x0040+4n
   SP_process = ((bits(30) UNKNOWN):'00');
   LR = 0xFFFFFFFF<31:0>:
                             /* preset to an illegal exception return value */
   tmp = MemA_with_priv[vectortable+4, 4, AccType_VECTABLE];
    tbit = tmp<0>;
                                                                                                                                      0x004C
                                                                                                                     18
                                                                                                                                                IRO2
   APSR = bits(32) UNKNOWN:
                             /* flags UNPREDICTABLE from reset */
                                                                                                                                      0x0048
                                                                                                                     17
                                                                                                                                                IRQ1
                              /* Exception Number cleared */
    IPSR<8:0> = Zeros(9):
                                                                                                                                      0x0044
                                                                                                                                                IRQ0
                                                                                                                     16
   EPSR.T = tbit:
                              /* T bit set from vector */
                                                                                                                                      0x0040
                                                                                                                     15
                                                                                                                                               Systick
   EPSR.IT<7:0> = Zeros(8):
                            /* IT/ICI bits cleared */
                                                                                                                                      0x003C
   BranchTo(tmp AND 0xFFFFFFE<31:0>); /* address of reset service routine */
                                                                                                                     14
                                                                                                                                               PendSV
                                                                                                                                      0x0038
                                                                                                                     13
                                                                                                                                              Reserved
                                                                                                                     12
                                                                                                                                            Reserved for Debug
1.
      Включение питания или Reset сигнал на процессор, приводят к началу исполнения
                                                                                                                     11
                                                                                                                               -5
                                                                                                                                               SVCall
                                                                                                                                      0x002C
      инструкций процессором с адреса расположенного в таблице векторов прерываний со
                                                                                                                     10
      смещением 0x04 - Reset Vector. По дефолту таблица прерываний находится во Flash
                                                                                                                                               Reserved
      памяти по адресу 0 \times 0000 0000 - который на ваших бордах мапится на0 \times 0800 0000.
      Таблицу векторов прерываний необходимо прошить правильным образом, чтобы прыгнуть на
                                                                                                                               -10
                                                                                                                                              Usage fault
      нужное место в коде - ваш загрузчик. А также правильно выставить SP на SRAM память.
                                                                                                                                      0x0018
                                                                                                                               -11
                                                                                                                                               Bus fault
                                                                                                                                      0x0014
2.
      Код и данные, для инициализации глобальных переменных, лежат во Flash памяти. На
                                                                                                                               -12
                                                                                                                                          Memory management fault
                                                                                                                                      0x0010
      старте вам необходимо, инициализировать .data секцию, скопировав данные из .data из
                                                                                                                               -13
                                                                                                                                              Hard fault
                                                                                                                                      0x000C
      Flash в .data в SRAM. Также необходимо заполнить .bss секцию в SRAM нулями.
                                                                                                                               -14
                                                                                                                                                NMI
                                                                                                                                      0 \times 0008
                                                                                                                                                Reset
      Переустановить SP (если это нужно).
                                                                                                                                      0x0004
```

Прыгнуть на main, и начать инициализацию периферии (если это нужно).



 0×0000


Initial SP value

STM32F746NGHx FLASH.ld:

```
41 /* Specify the memory areas */
 43 {
 44 RAM (xrw)
                 : ORIGIN = 0x20000000, LENGTH = 320K
 45 FLASH (rx)
                  : ORIGIN = 0x8000000, LENGTH = 1024K
 46}
 47
 48 /* Define output sections */
 50 {
 51 /* The startup code goes first into FLASH */
 52
     .isr vector :
 53
       . = ALIGN(4):
       KEEP(*(.isr vector)) /* Startup code */
      . = ALIGN(4):
 57
     /* The program code and other data goes into FLASH */
 61
       . = ALIGN(4):
 62
                          /* .text sections (code) */
      *(.text)
                          /* .text* sections (code) */
 64
       *(.text*)
                          /* glue arm to thumb code */
 65
       *(.glue 7)
 66
       *(.glue 7t)
                          /* glue thumb to arm code */
       *(.eh frame)
       KEEP (*(.init))
 69
       KEEP (*(.fini))
 70
       . = ALTGN(4):
        etext = .;
                          /* define a global symbols at end of code */
 74
    } >FLASH
     /* used by the startup to initialize data */
     sidata = LOADADDR(.data);
     /* Initialized data sections goes into RAM, load LMA copy after code */
 80
 81
 82
      . = ALIGN(4);
 83
        sdata = .;
                          /* create a global symbol at data start */
       *(.data)
                          /* .data sections */
 84
                          /* .data* sections */
 85
       *(.data*)
 86
 87
       . = ALIGN(4):
        edata = .:
                          /* define a global symbol at data end */
     } >RAM AT> FLASH
     /* Uninitialized data section */
 93
     . = ALIGN(4):
 94
     .bss :
 95
       /* This is used by the startup in order to initialize the .bss secion */
 96
 97
        sbss = .:
                          /* define a global symbol at bss start */
        bss start = sbss;
 99
       *(.bss)
       *(.bss*)
100
101
       *(COMMON)
102
       . = ALTGN(4):
103
104
        ebss = .;
                          /* define a global symbol at bss end */
         bss end = ebss;
105
     } >RAM
```


startup stm32f746xx.s:


```
114*
115 * The minimal vector table for a Cortex M7. Note that the proper constructs
116 * must be placed on this to ensure that it ends up at physical address
117 * 0x0000.0000.
118 *
.section .isr vector."a".%progbits
    .type g pfnVectors, %object
    .size g pfnVectors, .-g pfnVectors
124
125 g_pfnVectors:
126 .word estack
    .word Reset Handler
128
129
    .word NMI Handler
130
    .word HardFault Handler
    .word MemManage Handler
    .word BusFault Handler
    .word UsageFault Handler
134
    .word
135
    .word
    .word 0
    .word
138
    .word SVC Handler
    .word DebugMon Handler
    .word 0
141
    .word PendSV Handler
    .word SysTick Handler
142
143
```



```
50 * @brief This is the code that gets called when the processor first
             starts execution following a reset event. Only the absolutely
51 *
52 *
             necessary set is performed, after which the application
53 *
             supplied main() routine is called.
54 * @param None
55 * @retval : None
56 */
57
58
      .section .text.Reset Handler
59
    .weak Reset Handler
60 .type Reset Handler, %function
61 Reset Handler:
62 ldr sp, = estack
                          /* set stack pointer */
64/* Copy the data segment initializers from flash to SRAM */
65 movs r1, #0
66 b LoopCopyDataInit
68 CopyDataInit:
69 ldr r3, = sidata
70 ldr r3, [r3, r1]
71 str r3, [r0, r1]
72 adds r1, r1, #4
74 LoopCopyDataInit:
75 ldr r0. = sdata
76 ldr r3, = edata
77 adds r2, r0, r1
78 cmp r2, r3
79 bcc CopyDataInit
80 ldr r2. = sbss
81 b LoopFillZerobss
82 /* Zero fill the bss segment. */
83 FillZerobss:
84 movs r3, #0
85 str r3, [r2], #4
87 LoopFillZerobss:
88 ldr r3, = ebss
89 cmp r2, r3
90 bcc FillZerobss
92/* Call the clock system initialization function.*/
93 bl SystemInit
94 /* Call static constructors */
95 bl libc init array
96 /* Call the application's entry point.*/
97 bl main
98 bx lr
99.size Reset Handler, .-Reset Handler
```


Src/main.c	Наша основная программа
startup_stm32f746xx.s	Описывает вектора прерывания, заполняет bss/data, конструкторы, прыгает в main
Inc/stm32f746xx.h	Define all stm32f746g registers
STM32F746NGHx_FLASH.ld	Linker script







arm-none-eabi-gcc -mcpu=cortex-m7 -mlittle-endian -mthumb -g -I./Inc -DSTM32F746xx -c ./Src/main.c -o ./Src/main.o arm-none-eabi-gcc -mcpu=cortex-m7 -mlittle-endian -mthumb -g -I./Inc -c ./startup_stm32f746xx.s -o ./startup_stm32f746xx.o

arm-none-eabi-gcc -mcpu=cortex-m7 -mlittle-endian -mthumb -T./STM32F746NGHx_FLASH.ld -Wl,--gc-section ./Src/main.o ./startup stm32f746xx.o -o main.elf



		U5B				
FMC D2	PD0 B12	DDO	DC0	N7 PG0	FMC A10	
FMC D3	PD1 C12	PD0	PG0	M7 PG1	FMC A11	
uSD CMD	PD2 D12	PD1	PG1	M13 PG2	RMII RXER	
DCMI D5	PD3 C11	PD2	PG2	M12 PG3	EXT RST	
OTG FS OverCurrent	PD4 D11	PD3	PG3	N12 PG4	FMC BA0	
OTG FS PowerSwitchC		PD4	PG4	N11 PG5	FMC BA1	
Audio INT	PD6 B11	PD5	PG5	J15 PG6	ARD D2	
SPDIF RX0	PD7 A11	PD6	PG6	J14 PG7	ARD D4	
FMC D13	PD8 L15	PD7	PG7	H14 PG8	FMC SDCLK	
FMC D14	PD9 L14	PD8	PG8	D9 PG9	DCMI VSYNC	
FMC D15	PD10 K15	PD9	PG9	C8 PG10	SAI2 SDB	
OSPI D0	PD11 N10	PD10	PG10	B8 PG11	RMII TX EN	
QSPI D0		PD11	PG11	C7 PG12	LCD B4	
	PD12 M10	PD12	PG12	B3 PG13		
QSPI D3	PD13 M11	PD13	PG13		RMII TXD0	
FMC D0	PD14 L12	PD14	PG14	A4 PG14	RMII TXD1	
FMC D1	PD15 K13	PD15	PG15	B7 PG15	FMC SDNCAS	
FMC NBL0	PEO A6	PE0				
FMC NBL1	PE1 A5	PE1			2002 2007 100	$TP1$ $\frac{3V3}{T}$ $\frac{3V3}{T}$
QSPI D2	PE2 A3	PE2	PH2	K4 PH2	NC2 R29 100) 1111
OTG HS OverCurrent	PE3 A2	PE3	PH3	J4 PH3	FMC SDNE0	TP
LCD B0	PE4 A1	PE4	PH4	H4 PH4	ULPI NXT	R62 R61
DCMI D6	PE5 B1	PE5	PH5	J3 PH5	FMC SDNWE	≥ ≥2K7_1%_0402
DCMI D7	PE6 B2	PE6	PH6	P13 PH6	ARD D6	2K7_1%_0402
FMC D4	PE7 R8	PE7	PH7	N13 PH7	LCD SCL AUDIO	SCL
FMC D5	PE8 N9	PE8	PH8	P14 PH8	LCD SDA AUDIO	SDA
FMC D6	PE9 P9	PE9	PH9	N14 PH9	DCMI D0	-
FMC D7	PE10 R9	PE10		P15 PH10	DCMI D1	
FMC D8	PE11 P10		PH10	N15 PH11	DCMI D2	
FMC D9	PE12 R10	PE11	PH11	M15 PH12	DCMI D3	
FMC D10	PE13 R12	PE12	PH12	E12 PH13	DCMI PWR EN	
FMC D11	PE14 P11	PE13	PH13	E13 PH14	DCMI D4	
FMC D12	PE15 R11	PE14	PH14	D13 PH15	TP PH15	
		PE15	PH15			
FMC A0	PF0 D2			E14 PI0	ARD D5	
FMC A1	PF1 E2	PF0	PI0	D14 PI1	ARD D13	
FMC A2	PF2 G2	PF1	PI1	C14 PI2	ARD D8	
FMC A3	PF3 H2	PF2	PI2	C13 PI3	ARD D7	
FMC A4	PF4 J2	PF3	PI3	C3 PI4	SAI2 MCLKA	
FMC A5	PF5 K3	PF4	PI4	D3 PI5	SAI2 SCKA	
ARD A5	PF6 K2	PF5	PI5	D6 PI6	SAI2 SCRA	
ARD A4	PF7 K1	PF6	PI6	D4 PI7	SAI2 SDA SAI2 FSA	
ARD A3	PF8 L3	PF7	PI7	C2 PI8	NC1 R3	3 100 TP2
ARD A3	PF9 L2	PF8	PI8-ANTI TAMP2	E4 PI9	LCD VSYNC	5 W 100 0
		PF9	PI9			TP
ARD A1	PF10 L1	PF10	PI10	D5 PI10	LCD HSYNC	
FMC SDNRAS	PF11 P8	PF11	— PI11	F3 PI11	B USER	
FMC A6	PF12 M6	PF12	PI12	E3 PI12	LCD DISP	
FMC A7	PF13 N6	PF13	PI13	G3 PI13	LCD INT	
FMC A8	PF14 P6	PF14	PI14	H3 PI14	LCD CLK	
FMC A9	PF15 M8	PF15	PI15	G4 PI15	LCD R0	
		200000000000000000000000000000000000000				
		STM32F	746NGH6			





5.3.10 RCC AHB1 peripheral clock register (RCC_AHB1ENR)


Address offset: 0x30

Reset value: 0x0010 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	OTGHS ULPIEN	OTGHS EN	ETHM ACPTP EN	ETHM ACRX EN	ETHM ACTX EN	ETHMA CEN	Res	DMA2D EN	DMA2 EN	DMA1 EN	DTCMRA MEN	Res	BKPSR AMEN	Ros	Res,
	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw		rw		
15	14	13	12	-11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Ros.	CRC EN	Res.	GPIOK EN	GPIOJ EN	GPIOI EN	GPIOH EN	GPIOG EN	GPIOF EN	GPIOE EN	GPIOD EN	GPIOC EN	GPIO BEN	GPIO AEN
			rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw


RCC->AHB1ENR |= RCC AHB1ENR GPIOIEN;




HSI High Speed Internal oscillator clock

HSE High Speed External oscillator clock

PLL Phase Locked Loop clock





5.3.10 RCC AHB1 peripheral clock register (RCC_AHB1ENR)


Address offset: 0x30

Reset value: 0x0010 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	OTGHS ULPIEN	OTGHS EN	ETHM ACPTP EN	ETHM ACRX EN	ETHM ACTX EN	ETHMA CEN	Res.	DMA2D EN	DMA2 EN	DMA1 EN	DTCMRA MEN	Res	BKPSR AMEN	Ros	Res,
	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw		rw		
15	14	13	12	-11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Ros.	CRC EN	Res.	GPIOK EN	GPIOJ EN	GPIOI EN	GPIOH EN	GPIOG EN	GPIOF EN	GPIOE EN	GPIOD EN	GPIOC EN	GPIO BEN	GPIO AEN
			rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

RCC->AHB1ENR |= RCC AHB1ENR GPIOIEN;



GPIO MODES:

- Input Floating
- Input pull-up
- Input pull-down
- Analog
- Output open-drain
- Output push-pull Alternative functions (push-pull and open-drain): USART, SPI,

I2C, Timer, LCD, USB,

etc...

```
AFR - Alternate function for port8 - port15
                                    example: 0000(R) - AF0, 0010 - AF2, 1111 - AF15
GPIOx OTYPER:
0 - Output push-pull (R)
                                    GPIOx BSRR (Bits 15:0 - Set, Bits 31:16 - Reset):
1 - Output open-drain
                                    Atomic set/reset output data I/O pin
                                    To set Port A Bit 5 to a 1 you simply do GPIOA->BSRR = (1 << 5)
GPIOx PUPDR:
                                    Without the BSRR you would have to do GPIOA->ODR |= (1<<5)
00 - No Pull-up/down (R)
01 - Pull-up
10 - Pull-down
                                     //PI1 GP output mode
GPIOx IDR:
                                     GPIOI->MODER \mid = (0b01<<2);
IDR - input data I/O pin
                                     // set LED PI1
GPIOx ODR:
ODR - output data I/O pin
                                     GPIOI \rightarrow BSRR \mid = (1 << 1);
                                     // Read Button PI11
                                     while ((GPIOI->IDR & (1 << 11)) != (1 << 11));
https://www.st.com/resource/en/reference_manual/rm0385-stm32f75xxx-and-stm32f74xx_
                                                                                 GPIO Registers 13
x-advanced-armbased-32bit-mcus-stmicroelectronics.pdf
```

AFR - Alternate function for port0 - port7

example: 0000(R) - AF0, 0010 - AF2, 1111 - AF15

GPIOx AFRL:

GPIOx AFRH:

GPIOx MODER:

00 - input mode (R)

01 - GP output mode

11 - Analog mode

10 - Alternative func mode


UART


Universal Asynchronous Receiver-Transmitter

Receiver need to know baudrate of the transmitter before initiation of reception i.e. before communication to be established

It uses start bit (before data word), stop bits (one or two, after data word), parity bit (even or odd) in its base format for data formatting. Parity bit helps in one bit error detection.

including parity bit





```
// Enable Clock
RCC->AHB1ENR |= RCC AHB1ENR GPIOAEN;
RCC->AHB1ENR |= RCC AHB1ENR GPIOBEN;
// Alternate Function Mode
GPIOA->MODER = (0b10 << 9*2); // PA9
GPIOB->MODER |= (0b10 << 7*2); // PB7
                 STM32F746G-Disco
                           Tx
                  UART
      Virtual
                               UARTI STM32
 PC
     COM port
                   to
      Driver
                   USB
                           Rx
```

Table 12. STM32F745xx and STM32F746xx alternate function mapping


		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/CEC	I2C1/2/3/ 4/CEC	SPI1/2/3/ 4/5/6	SPI3/ SAI1	SPI2/3/U SART1/2/ 3/UART5/ SPDIFRX	SAI2/US ART6/UA RT4/5/7/8 /SPDIFR X	CAN1/2/T IM12/13/ 14/QUAD SPI/LCD	SAI2/QU ADSPI/O TG2_HS/ OTG1_FS	ETH/ OTG1_FS	FMC/SD MMC1/O TG2_FS	DCMI	LCD	SYS
	PA0	•	TIM2_C H1/TIM2 _ETR	TIM5_C H1	TIM8_ET R	12	-	-	USART2 _CTS	UART4_ TX	25	SAI2_SD_ B	ETH_MII_ CRS	-	2	-	EVEN TOUT
	PA1	-	TIM2_C H2	TIM5_C H2	-	-	-	-	USART2 _RTS	UART4_ RX	QUADSP I_BK1_IO 3	SAI2_MC K_B	ETH_MII_ RX_CLK/ ETH_RMI I_REF_C LK	-0	-1	LCD_R2	EVEN TOUT
	PA2		TIM2_C H3	TIM5_C H3	TIM9_CH 1				USART2 _TX	SAI2_SC K_B	*		ETH_MDI O	-	-	LCD_R1	EVEN TOUT
	PA3		TIM2_C H4	TIM5_C H4	TIM9_CH 2	15			USART2 _RX	150	8	OTG_HS_ ULPI_D0	ETH_MII_ COL		=	LCD_B5	EVEN TOUT
	PA4	-	-	2	-	12	SPI1_NS S/I2S1_ WS	SPI3_NS S/I2S3_ WS	USART2 _CK	-	25	-	-	OTG_HS _SOF	DCMI_H SYNC	LCD_VS YNC	EVEN TOUT
Port A	PA5	2	TIM2_C H1/TIM2 _ETR	2	TIM8_CH 1N	-	SPI1_SC K/I2S1_ CK	1021	3		ŷ.	OTG_HS_ ULPI_CK		20	20	LCD_R4	EVEN TOUT
	PA6	-	TIM1_B KIN	TIM3_C H1	TIM8_BKI N		SPI1_MI SO	-	*	-	TIM13_C H1			-	DCMI_PI XCLK	LCD_G2	EVEN TOUT
	PA7	2	TIM1_C H1N	TIM3_C H2	TIM8_CH 1N	-	SPI1_M OSI/I2S1 _SD		¥	-	TIM14_C H1	-	ETH_MII_ RX_DV/E TH_RMII_ CRS_DV	FMC_SD NWE	-	25	EVEN TOUT
	PA8	MCO1	TIM1_C H1	2	TIM8_BKI N2	I2C3_SC L	121	1021	USART1 _CK		9	OTG_FS_ SOF	-	-	-	LCD_R6	EVEN TOUT
	PA9	-	TIM1_C H2		-	I2C3_SM BA	SPI2_SC K/I2S2_ CK	-	USART1 _TX	-				-	DCMI_D 0		EVEN TOUT
	PA10	-	TIM1_C H3	-	-	12	-	-	USART1 _RX		25	OTG_FS_ ID	-	-	DCMI_D 1	-	EVEN TOUT
	PA 11	-	TIM1_C H4	-	-	В	-	-	USART1 _CTS	-	CAN1_R X	OTG_FS_ DM	-	-	-	LCD_R4	EVEN TOUT

// <<4=PA9, 0b111=7=AF7 GPIOA->AFR[1] = (0b111 << (4 * (9-8)));

Table 12. STM32F745xx and STM32F746xx alternate function mapping (continued)

12.2		400											•				102
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port		sys	TIM1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/CEC	I2C1/2/3/ 4/CEC	SPI1/2/3/ 4/5/6	SPI3/ SAI1	SPI2/3/U SART1/2/ 3/UART5/ SPDIFRX	SAI2/US ART6/UA RT4/5/7/8 /SPDIFR X	CAN1/2/T IM12/13/ 14/QUAD SPI/LCD	SAI2/QU ADSPI/O TG2_HS/ OTG1_FS	ETH/ OTG1_FS	FMC/SD MMC1/O TG2_FS	DCMI	LCD	sys
	PA12	2	TIM1_ET R	9	329		22	27	USART1 _RTS	SAI2_FS _B	CAN1_T X	OTG_FS_ DP		0	0	LCD_R5	EVEN TOUT
8	PA13	JTMS- SWDIO	2	-	-	548	27	-	- 4		¥	-	-	2	2	-	EVEN TOUT
Port A	PA14	JTCK- SWCLK	2	-				-	-	-	÷	-	-	20	25	2	EVEN TOUT
	PA15	JTDI	TIM2_C H1/TIM2 _ETR	-		HDMI- CEC	SPI1_NS S/I2S1_ WS	SPI3_NS S/I2S3_ WS		UART4_ RTS	-	() .			-	-	EVEN TOUT
	PB0	-	TIM1_C H2N	TIM3_C H3	TIM8_CH 2N		-	-	-	UART4_ CTS	LCD_R3	OTG_HS_ ULPI_D1	ETH_MII_ RXD2	2		-	EVEN TOUT
	PB1	-	TIM1_C H3N	TIM3_C H4	TIM8_CH 3N	-		-	-		LCD_R6	OTG_HS_ ULPI_D2	ETH_MII_ RXD3	-	-	-	EVEN TOUT
	PB2	-	-	-			21	SAI1_SD _A	SPI3_MO SI/I2S3_ SD		QUADSP I_CLK	-	-	-	-	-	EVEN TOUT
	PB3	JTDO/T RACES WO	TIM2_C H2	-			SPI1_SC K/I2S1_ CK	SPI3_SC K/I2S3_ CK					-			-	EVEN TOUT
Port B	PB4	NJTRST	-	TIM3_C H1	٠		SPI1_MI SO	SPI3_MI SO	SPI2_NS S/I2S2_ WS			9859		8	8	-	EVEN TOUT
8	PB5	-	-	TIM3_C H2		I2C1_SM BA	SPI1_M OSI/I2S1 _SD	SPI3_M OSI/I2S3 _SD			CAN2_R X	OTG_HS_ ULPI_D7	ETH_PPS _OUT	FMC_SD CKE1	DCMI_D 10	-	EVEN TOUT
	PB6	-	-	TIM4_C H1	HDMI- CEC	12C1_SC L	- 21	-	USART1 _TX	-	CAN2_T X	QUADSPI _BK1_NC S	-	FMC_SD NE1	DCMI_D 5	-	EVEN TOUT
	PB7	-	-	TIM4_C H2		I2C1_SD A	-	-9	USART1 _RX			3153		FMC_NL	DCMI_V SYNC	-	EVEN TOUT
	PB8	12	2	TIM4_C H3	TIM10_C H1	I2C1_SC L	21	24	25	125	CAN1_R X		ETH_MII_ TXD3	SDMMC 1_D4	DCMI_D 6	LCD_B6	EVEN TOUT

// <<28=PB7, 0b111=7=AF7 $GPIOB->AFR[0] \mid = (0b111 << (4 * (7-0)));$



// Enable Clock RCC->APB2ENR |= RCC APB2ENR USART1EN;

```
MOM1:
       [10] 1 Start bit, 7 data bits, n stop bits
            Parity Control Disable [R]
PCE:
       [0]
PCE:
            Parity Control Enable
PS:
       [0]
            Even Parity [R]
PS:
       [1]
            Odd Parity
TE:
       ΓΟ1
            Transmitter Disable [R]
       [1]
           Transmitter Enable
TE:
RE:
       [0]
           Receiver Disable [R]
RE:
       [1]
           Receiver Enable
       [0]
           USART Disable [R]
UE:
UE:
       Γ11
            USART Enable
USART CR2:
MSBFIRST [0]: Less Significant bit first (Obit is first) [R]
MSBFIRST [1]: Most Significant bit first (bit 7/8/9 first)
         [0]: Tx/Rx as default [R]
SWAP
SWAP
      [1]: Tx/Rx are swapped
STOP
      [00]: 1 stop bits [R]
STOP
        [01]: 0.5 stop bits
STOP
        [10]: 2 stop bits
         [11]: 1.5 stop bits
STOP
https://www.st.com/content/ccc/resource/technical/layouts and diagrams/schematic pack/group1/ff/cd/ce/2d/f8
                                                                                      UART Registers 19
/fb/40/69/mb1191-F746NGH6-C01 schematic/files/mb1191-F746NGH6-C01 schematic.pdf/jcr:content/translations/en
```

USART CR1:

.mb1191-F746NGH6-C01 schematic.pdf

MOM1: [00] 1 Start bit, 8 data bits, n stop bits [R] MOM1: [01] 1 Start bit, 9 data bits, n stop bits

USART BRR:

USARTDIV: Baudrate divisor register:

In case of oversampling by 16, the equation is:

$$Tx/Rx \text{ baud } = \frac{f_{CK}}{USARTDIV}$$

In case of oversampling by 8, the equation is:

$$Tx/Rx \text{ baud } = \frac{2 \times f_{CK}}{USARTDIV}$$

 f_{CK} can be f_{LSE} , f_{HSI} , f_{PCLK} , f_{SYS} .

USART RDR:

RDR: Contains the received data character

USART TDR:

TDR: Contains the data character to be transmitted

oversampling is 16 by default, APB2 clock freq = 16MHz (from HSI and without prescallers), so: USARTDIV (for 9600 baudrate) = 16000000 / 9600 = 1667


```
USART1->BRR = 1667;
USART1->CR1 |= USART CR1 TE;
USART1->CR1 |= USART_CR1_UE;

while (1) {
        USART1->TDR = '3';
        while (!(USART1->ISR & USART_ISR_TXE));
}
```

USART ISR:

RXNE: [1] Received data is ready to be read

TXE: [1] Data is transferred to the shift register. It's cleared by the writing in **USART_TDR** register.



HSI High Speed Internal oscillator clock

HSE High Speed External oscillator clock

PLL Phase Locked Loop clock

```
SWS [00]: HSI oscillator used as the system clock
                                                                    HSION [0/1]: Off/On HSI
SWS [01]: HSE oscillator used as the system clock
                                                                    HSIRDY [0/1]: HSI notready/ready
SWS [10]: PLL is used as the system clock
                                                                           [0/1]: Off/On HSE
                                                                    HSEON
                                                                    HSERDY [0/1]: HSE notready/ready
                                                                           [0/1]: Off/On PLL
HPRE [0000]: System clocks not divided for AHB clocks
                                                                    PLLON
HPRE [1000]: System clocks divided by 2 for AHB clocks
                                                                    PLLRDY [0/1]: PLL notready/ready
HPRE
      [1001]: System clocks divided by 4 for AHB clocks
      [1010]: System clocks divided by 8 for AHB clocks
HPRE
HPRE [1111]: System clocks divided by 512 for AHB clocks
PPRE2: [000]: AHB not divided for APB2 clocks
                                                            RCC->CR |= RCC CR HSEON;
PPRE2: [100]: AHB divided by 2 for APB2 clocks
                                                            while ((RCC->CR & RCC CR HSERDY) != RCC CR HSERDY);
                                                            RCC->CFGR |= RCC CFGR SW HSE;
PPRE2: [111]: AHB divided by 16 for APB2 clocks
                                                            while ((RCC->CFGR & RCC CFGR SWS HSE) == 0);
PPRE1: [000]: AHB not divided for APB1 clocks
                                                           uint32 t sws = 0, hpre = 0, ppre2 = 0, ppre1 = 0;
PPRE1: [100]: AHB divided by 2 for APB1 clocks
                                                            sws = (RCC->CFGR & RCC CFGR SWS) >>
                                                                                          RCC CFGR SWS Pos;
                                                            hpre = (RCC->CFGR & RCC CFGR HPRE) >>
PPRE1: [111]: AHB divided by 16 for APB1 clocks
                                                                                          RCC CFGR HPRE Pos;
                                                            ppre2 = (RCC->CFGR & RCC CFGR PPRE2) >>
SW[00]: Select HSI oscillator as system clock
                                                                                          RCC CFGR PPRE2 Pos;
SW[01]: Select HSE oscillator as system clock
                                                            ppre1 = (RCC->CFGR & RCC CFGR PPRE1) >>
                                                                                          RCC CFGR PPRE1 Pos;
SW[10]: Select PLL oscillator as system clock
https://www.st.com/content/ccc/resource/technical/layouts and diagrams/schematic pack/group1/ff/cd/ce/2d/f
                                                                                    Clock Registers 22
8/fb/40/69/mb1191-F746NGH6-C01 schematic/files/mb1191-F746NGH6-C01 schematic.pdf/jcr:content/translations/
```

RCC CR:

RCC CFGR:

en.mb1191-F746NGH6-C01 schematic.pdf

Что вынести из этой лекции:

- Reset signal
- Как стартует процессор
- Основы Linker скрипта и как собирается elf
- Clocks, GPIO, UART registers

Задание:

Повторить все шаги для настройки (через регистры) UART и передачи данных по нему; залить на github чтобы я мог проверить; Вы можете использовать мою заготовку с пустым проектом: https://github.com/badembed/STM32F746GDisco-Empty

Задание повышенной сложности:

Написать код для настройки uart6 или uart7 (не используя библиотек - только регистры) - см. serial6 и serial7 на плате-> Вы можете перемкнуть serial6 Rx и Serial6 Тх для того чтобы передавать и принимать в тот же самый uart; Залить на github чтобы я мог проверить;





Figure 332. USART block diagram




UART

Universal Asynchronous Receiver-Transmitter

Receiver need to know baudrate of the transmitter before initiation of reception i.e. before communication to be established

It uses start bit (before data word), stop bits (one or two, after data word), parity bit (even or odd) in its base format for data formatting. Parity bit helps in one bit error detection.



USART

Universal Synchronous Asynchronous Receiver Transmitter

It generates clocked data (i.e. synchronous clock generation), hence it supports higher data rate.

Receiver need not be required to know the baudrate of the transmitter. This is derived from the clock signal and data line.

Synchronous

D D D D D D DATA

Figure 337. Data sampling when oversampling by 16

