# Mini-Project COMPUTER ASSIGNMENT

Computer Architecture

PROPOSED TO: Mr. Abbasi

2023

# **SUBJECT TITLE**

Public parking controller

# Team Members:

- o Navid P.Panahi
- o Arsham Masoodi
- o Amir Hossein Hanifi

# Contents

Over View:	3
ASM Chart:	4
ASM:	4
Control Unit:	5
Data_path:	6
Error! Boo	okmark not defined.
RTLs:	7
VHDL Codes:	7
ASM Chart: Click Here	7
VHDL Code:	7
Decoder.vhdl: Click Here for test bench	7
D_Flip Flop.vhdl: Click Here for test bench	8
Counter10bit.vhdl: Click Here for test bench	9
DataPath.vhdl: Click Here for test bench	10
Control Unit.vhdl: Click Here for test bench	

#### Over View:

In this project we want to design a controller for a public parking.


This parking must have at most 512 capacity

a kind of counter to count how many cars are in, this job most done by a sensor on the top of the enter door, that will send a 1 to your board to make them a car is added, also we have the same sensor on the top of the exit door.


In the design part you have to design a counter which count from down to up and reverse mode.

# ASM Chart:


## ASM:



# Control Unit:



# Data\_path:



### RTLs:

```
conditional RTLs
  start : count ← 0
  car_in : count ← count + 1
  car_out : count ← count - 1
  count >= 512: full ← 1
```

## **VHDL** Codes:

ASM Chart: Click Here

**VHDL Code:** 

Decoder.vhdl: Click Here for test bench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity decoder is
    port
        input: in bit;
       T0, T1: out bit
end decoder;
architecture Behavioral of decoder is
begin
    process (input)
    begin
        case (input) is
            when '0' =>
               T0 <= '1';
               T1 <= '0';
            when '1' =>
               T1 <= '1';
                T0 <= '0';
        end case;
    end process;
end Behavioral;
```

#### WaveLength:



# D\_Flip Flop.vhdl: <u>Click Here for test bench</u>

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity d_flip_flop is
    port
        D, clock: in bit;
        Q:
               out bit
end d_flip_flop;
architecture Behavioral of d_flip_flop is
    process(clock)
        begin
            if (clock'event and clock = '1') then
                Q <= D;
            end if;
    end process;
end Behavioral;
```

Name	Value	0 ns	·	5 3	5 r	าร	- 34	4	10	าร	¥ 3	Ī	15 ns	, 40 (3)	 20	ns	4	19	25 n	s	19	ş.	30 ns
Ū₀ clock	0																						
la d	0																						
U <sub>a</sub> q	0																		_				
le clock_period	10000 ps								0												10	0000	ps


# Counter10bit.vhdl: Click Here for test bench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity counter10bit is
    port
        clear : in bit;
        enable : in bit;
        sub_add: in bit;
        cp : in bit;
        count : out std_logic_vector(9 downto 0)
end counter10bit;
architecture Structural of counter10bit is
signal s_count: std_logic_vector(9 downto 0);
    process(cp) is
        begin
     if (cp'event and cp = '1') then
        if (clear = '1') then
                    s_count <= "00000000000";
        elsif(enable = '1') then
            if (sub_add = '0' and s_count /= "111111111") then
                s_count <= s_count + "00000000001";</pre>
            elsif(s_count /= "0000000000") then
                s_count <= s_count - "00000000001";
       end if;
     end if;
    end process;
    count <= s_count;</pre>
end Structural;
```



#### DataPath.vhdl: Click Here for test bench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity data_path is
    port
        start, endd, car_in, car_out, clock: in bit;
                                              out std_logic_vector(9 downto 0);
        full:
                                              out std_logic
end data_path;
architecture Structural of data path is
    component control unit
        port
            start, endd, clock: in bit;
            T0, T1:
                              out bit
    end component;
    component counter10bit
        port
            clear : in bit;
            enable : in bit;
            sub_add: in bit;
            cp : in bit;
            count : out std_logic_vector(9 downto 0)
    end component;
    signal s_T0, s_T1, s_clear, s_enable: bit;
    signal s_count: std_logic_vector(9 downto 0);
begin
    cu_pm: control_unit port map
        start => start,
        endd => endd,
        clock => clock,
        T\theta \Rightarrow s_T\theta,
        T1 => s_T1
    c10b_pm: counter10bit port map
        cp => clock,
        clear => s_clear,
        sub_add => car_out,
        enable => s_enable,
        count => s_count
    s_clear <= start and s_T0;</pre>
    s_enable <= s_T1 and (car_in xor car_out);</pre>
    count <= s_count;</pre>
    full <= s_count(9);</pre>
end Structural;
```



## Control\_Unit.vhdl: Click Here for test bench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity control_unit is
    port
        start, endd, clock: in bit;
        T0, T1:
                       out bit
end control_unit;
architecture Structural of control_unit is
    component d_flip_flop
        port
            D, clock: in bit;
            Q:
                    out bit
    end component; --dff
    component decoder is
        port
            input: in bit;
            T0, T1: out bit
    end component; --decoder
    signal s_T0, s_T1, s_Q, s_D: bit;
begin
    dff_pm: d_flip_flop port map
        D \Rightarrow s_D,
        clock => clock,
        Q \Rightarrow s_Q
    dec_pm: decoder port map
        input => s_Q,
        T\theta \Rightarrow s_T\theta,
        T1 => s_T1
    s_D \leftarrow (start and s_{0})  or (s_{1} and (not endd));
    T0 <= s_T0;
    T1 <= s_T1;
end Structural;
```

Name	Value	0 ns	15 ns	10 ns	15 ns	20 ns	25 ns	30 ns
୍ଲା clock	0							
🖫 start	0		11	- 1				
୍ୟା endd	0							
₩ to	1							9
₩ t1	0	<u> </u>						
🖟 clock_period	10000 ps						100	00 ps



Thank you all for your attention  $\ \ \ \ \$ 

# BasuArch

