

Mini-Project

COMPUTER ASSIGNMENT

Computer Architecture

PROPOSED TO: Mr. Abbasi

2023

SUBJECT TITLE

Public parking controller

Team Members:

- Navid P.Panahi
- Arsham Masoodi
- Amir Hossein Hanifi

Contents

Over View:.....	3
ASM Chart:.....	4
ASM:.....	4
Control Unit:	5
Data_path:	6
.....	Error! Bookmark not defined.
RTLs:.....	7
VHDL Codes:	7
ASM Chart: Click Here	7
VHDL Code:	7
Decoder.vhdl: Click Here for test bench	7
D_Flip Flop.vhdl: Click Here for test bench	8
Counter10bit.vhdl: Click Here for test bench	9
DataPath.vhdl: Click Here for test bench	10
Control_Unit.vhdl: Click Here for test bench	12

Over View:

In this project we want to design a controller for a public parking.

This parking must have at most 512 capacity


a kind of counter to count how many cars are in, this job most done by a sensor on the top of the enter door, that will send a 1 to your board to make them a car is added, also we have the same sensor on the top of the exit door.

In the design part you have to design a counter which count from down to up and reverse mode.

ASM Chart:


ASM:

ASM chart




Control Unit:

control unit



Data_path:

data path



RTLs:

conditional RTLs

```
start    : count ← 0
car_in   : count ← count + 1
car_out  : count ← count - 1
count >= 512: full ← 1
```

VHDL Codes:

ASM Chart: [Click Here](#)

VHDL Code:

Decoder.vhdl: [Click Here for test bench](#)

```
1  -----
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity decoder is
6  |   port
7  |   (
8  |       input:  in bit;
9  |       T0, T1: out bit
10 |   );
11 end decoder;
12
13 architecture Behavioral of decoder is
14 begin
15     process (input)
16     begin
17         case (input) is
18         |   when '0' =>
19         |       T0 <= '1';
20         |       T1 <= '0';
21         |   when '1' =>
22         |       T1 <= '1';
23         |       T0 <= '0';
24         |   end case;
25     end process;
26 end Behavioral;
```


WaveLength:



D_Flip Flop.vhdl: [Click Here for test bench](#)

```
1  -----
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity d_flip_flop is
6      port
7      (
8          D, clock: in bit;
9          Q:      out bit
10     );
11 end d_flip_flop;
12
13 architecture Behavioral of d_flip_flop is
14 begin
15     process(clock)
16     begin
17         if (clock'event and clock = '1') then
18             Q <= D;
19         end if;
20     end process;
21 end Behavioral;
```

WaveLength:




Counter10bit.vhdl: [Click Here for test bench](#)

```

1  -----
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity counter10bit is
7      port
8      (
9          clear  : in bit;
10         enable : in bit;
11         sub_add: in bit;
12         cp     : in bit;
13         count  : out std_logic_vector(9 downto 0)
14     );
15 end counter10bit;
16
17 architecture Structural of counter10bit is
18     signal s_count: std_logic_vector(9 downto 0);
19     begin
20         process(cp) is
21             begin
22                 if (cp'event and cp = '1') then
23                     if (clear = '1') then
24                         s_count <= "0000000000";
25                     elsif(enable = '1') then
26                         if (sub_add = '0' and s_count /= "1111111111") then
27                             s_count <= s_count + "0000000001";
28                         elsif(s_count /= "0000000000") then
29                             s_count <= s_count - "0000000001";
30                         end if;
31                     end if;
32                 end if;
33             end process;
34             count <= s_count;
35         end Structural;

```


WaveLength:



DataPath.vhdl: [Click Here for test bench](#)

```
1  -----
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity data_path is
6      port
7      (
8          start, endd, car_in, car_out, clock: in bit;
9          count:                                out std_logic_vector(9 downto 0);
10         full:                                out std_logic
11     );
12 end data_path;
13
14 architecture Structural of data_path is
15     component control_unit
16     port
17     (
18         start, endd, clock: in bit;
19         T0, T1:             out bit
20     );
21 end component;
22     component counter10bit
23     port
24     (
25         clear  : in bit;
26         enable : in bit;
27         sub_add: in bit;
28         cp     : in bit;
29         count  : out std_logic_vector(9 downto 0)
30     );
31 end component;
32     signal s_T0, s_T1, s_clear, s_enable: bit;
33     signal s_count: std_logic_vector(9 downto 0);
34 begin
35     cu_pm: control_unit port map
36     (
37         start => start,
38         endd  => endd,
39         clock => clock,
40         T0    => s_T0,
41         T1    => s_T1
42     );
43
44     c10b_pm: counter10bit port map
45     (
46         cp => clock,
47         clear => s_clear,
48         sub_add => car_out,
49         enable => s_enable,
50         count => s_count
51     );
52     s_clear <= start and s_T0;
53     s_enable <= s_T1 and (car_in xor car_out);
54     count <= s_count;
55     full <= s_count(9);
56 end Structural;
57
```


WaveLength:



Control_Unit.vhdl: [Click Here for test bench](#)

```
1  -----
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity control_unit is
6      port
7      (
8          start, endd, clock: in bit;
9          T0, T1:          out bit
10     );
11 end control_unit;
12
13 architecture Structural of control_unit is
14     component d_flip_flop
15         port
16         (
17             D, clock: in bit;
18             Q:      out bit
19         );
20     end component; --dff
21     component decoder is
22         port
23         (
24             input:  in bit;
25             T0, T1: out bit
26         );
27     end component; --decoder
28     signal s_T0, s_T1, s_Q, s_D: bit;
29 begin
30     dff_pm: d_flip_flop port map
31     (
32         D => s_D,
33         clock => clock,
34         Q => s_Q
35     );
36     dec_pm: decoder port map
37     (
38         input => s_Q,
39         T0 => s_T0,
40         T1 => s_T1
41     );
42     s_D <= (start and s_T0) or (s_T1 and (not endd));
43     T0 <= s_T0;
44     T1 <= s_T1;
45 end Structural;
```

WaveLength:





Thank you all for your attention 😊

BasuArch

