
#### **PICmicro Quick Reference Guide**

#### **Pin Layout:**




The two pins whose definition is constant are pins 5 and 14, which are ground and power.


■ Pin 5 Ground (0 V)


Pin 14 Power (2 to 5.5 V)

#### **Program Memory Layout**



## Data Memory Layout "General Purpose Registers (GPR)"





## PICmicro Instruction Set Summary 1/3

Mnemo	onic,	Description	Cycles	16-E	Bit Instr	uction V	Vord	Status	Notes
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-OR	ENTED	FILE REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	ooda	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	ooda	ffff	ffff	Z, N	1
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	ooda	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
		borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f. d. a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1.2
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	
BIT-ORIEN	NTED FI	LE REGISTER OPERATIONS	-						
BCF	f.b.a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	.,,	Bit Set f	1		bbba			None	1, 2
BTFSC	.,,	Bit Test f, Skip if Clear	1 (2 or 3)		bbba	ffff		None	3, 4
BTFSS		Bit Test f, Skip if Set	1 (2 or 3)	I	bbba	ffff	ffff	None	3, 4
BTG		Bit Toggle f	1		bbba	ffff	ffff	None	1, 2
	, u, u			~	LLL				-, -

- Note 1: When a Port register is modified as a function of itself (e.g., MOVF\_PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
  - 2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.
  - 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
  - 4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a Nop, unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.
  - 5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

## PICmicro Instruction Set Summary 2/3

		<del></del>						
onic,	Description	Cycles	16-	Bit Inst	ruction	Status	Nesse	
nds	Description					LSb	Affected	Notes
OPERAT	rions							
k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
	to FSRx 1st word		1111	0000	kkkk	kkkk		
LB k Move literal to BSR<3:0>		1	0000	0001	0000	kkkk	None	
k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
LLW k Multiply literal with WREG		1	0000	1101	kkkk	kkkk	None	
k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
MORY ←	PROGRAM MEMORY OPERAT	IONS						
	Table read	2	0000	0000	0000	1000	None	
	Table read with post-increment		0000	0000	0000	1001	None	
	Table read with post-decrement		0000	0000	0000	1010	None	
	Table read with pre-increment		0000	0000	0000	1011	None	
	Table write	2 (5)	0000	0000	0000	1100	None	
	Table write with post-increment		0000	0000	0000	1101	None	
	Table write with post-decrement		0000	0000	0000	1110	None	
	Table write with pre-increment		0000	0000	0000	1111	None	
	OPERATOR K K K K K K K K K K K K K K K K K K K	Description  Note: Description    Add literal and WREG	Description  Cycles  OPERATIONS  k	Description   Cycles   MSb	Description   Cycles   MSb	Description   Cycles   MSb	NSb	Description   Cycles   MSb

- Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
  - 2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.
  - 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
  - **4:** Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.
  - 5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

## PICmicro Instruction Set Summary 3/3

Mnemonic,		Donosintino.		16-E	16-Bit Instruction Word			Status	Neter
Opera		Description	Cycles	MSb			L <b>S</b> b	Affected	Notes
CONTROL	OPER	ATIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	C	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	XXXX	XXXX	XXXX	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	ınnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001		None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

<sup>3:</sup> If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a мор.

<sup>4:</sup> Some instructions are 2-word instructions. The second word of these instructions will be executed as a Nop, unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

<sup>5:</sup> If the table write starts the write cycle to internal memory, the write will continue until terminated.

# Special Function Register (SFR) Map 1/3

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 <sup>(2)</sup>	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 <sup>(2)</sup>	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 <sup>(2)</sup>	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 <sup>(2)</sup>	FBCh	_	F9Ch	_
FFBh	PCLATU	FDBh	PLUSW2 <sup>(2)</sup>	FBBh	_	F9Bh	OSCTUNE
FFAh	PCLATH	FDAh	FSR2H	FBAh	_	F9Ah	_
FF9h	PCL	FD9h	FSR2L	FB9h	_	F99h	_
FF8h	TBLPTRU	FD8h	STATUS	FB8h	_	F98h	_
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	PWM1CON	F97h	_
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCPAS	F96h	_
FF5h	TABLAT	FD5h	T0CON	FB5h	_	F95h	_
FF4h	PRODH	FD4h	_	FB4h	_	F94h	_
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	_
FF0h	INTCON3	FD0h	RCON	FB0h	SPBRGH	F90h	_
FEFh	INDF0 <sup>(2)</sup>	FCFh	TMR1H	FAFh	SPBRG	F8Fh	_
FEEh	POSTINCO(2)	FCEh	TMR1L	FAEh	RCREG	F8Eh	_
FEDh	POSTDEC0 <sup>(2)</sup>	FCDh	T1CON	FADh	TXREG	F8Dh	_
FECh	PREINC0 <sup>(2)</sup>	FCCh	TMR2	FACh	TXSTA	F8Ch	_
FEBh	PLUSW0 <sup>(2)</sup>	FCBh	PR2	FABh	RCSTA	F8Bh	_
FEAh	FSR0H	FCAh	T2CON	FAAh	BAUDCTL	F8Ah	LATB
FE9h	FSR0L	FC9h	_	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	_	FA8h	EEDATA	F88h	_
FE7h	INDF1 <sup>(2)</sup>	FC7h	_	FA7h	EECON2	F87h	_
FE6h	POSTINC1 <sup>(2)</sup>	FC6h	_	FA6h	EECON1	F86h	_
FE5h	POSTDEC1 <sup>(2)</sup>	FC5h	_	FA5h	_	F85h	_
FE4h	PREINC1 <sup>(2)</sup>	FC4h	ADRESH	FA4h	_	F84h	_
FE3h	PLUSW1 <sup>(2)</sup>	FC3h	ADRESL	FA3h	_	F83h	_
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	_
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

## **Special Function Register Map 2/3**

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	
TOSU	_	-	-	Top-of-Stack	Upper Byte (1	TOS<20:16>)			0 0000	
TOSH	Top-of-Stack	High Byte (TO	OS<15:8>)						0000 0000	
TOSL	Top-of-Stack Low Byte (TOS<7:0>)									
STKPTR	STKFUL STKUNF — Return Stack Pointer									
PCLATU	<ul> <li>bit 21<sup>(3)</sup> Holding Register for PC&lt;20:16&gt;</li> </ul>									
PCLATH	Holding Register for PC<15:8>									
PCL	PC Low Byte (PC<7:0>)									
TBLPTRU	bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)									
TBLPTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)									
TBLPTRL	Program Mei	mory Table Po	inter Low Byt	te (TBLPTR<7	(<0:				0000 0000	
TABLAT	Program Mer	mory Table La	tch						0000 0000	
PRODH	Product Regi	ister High Byte	•						xxxx xxxx	
PRODL	Product Regi	ister Low Byte	;						XXXX XXXX	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	
INTCON3	INT2IP	INT1IP		INT2IE	INT1IE		INT2IF	INT1IF	11-0 0-00	
INDF0	Uses content	ts of FSR0 to	address data	memory – val	ue of FSR0 no	ot changed (n	ot a physical i	register)	N/A	
POSTINC0	Uses content	Uses contents of FSR0 to address data memory – value of FSR0 post-incremented (not a physical register)								
POSTDEC0	Uses contents of FSR0 to address data memory- value of FSR0 post-decremented (not a physical register)									
PREINC0	Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register)									
PLUSW0	Uses content	ts of FSR0 to	address data	memory - val	ue of FSR0 of	ffset by W (no	t a physical re	egister)	N/A	
FSR0H		_	_	_	Indirect Data	Memory Add	ress Pointer 0	High	0000	
FSR0L	Indirect Data	Memory Add	ress Pointer 0	Low Byte					xxxx xxxx	
WREG	Working Reg	ister							xxxx xxxx	
INDF1	Uses content	ts of FSR1 to	address data	memory - val	ue of FSR1 ne	ot changed (n	ot a physical i	register)	N/A	
POSTINC1	Uses content	ts of FSR1 to	address data	memory - val	ue of FSR1 po	ost-increment	ed (not a phys	sical register)	N/A	
POSTDEC1	Uses content	ts of FSR1 to	address data	memory - val	ue of FSR1 po	st-decrement	ed (not a phy	sical register)	N/A	
PREINC1	Uses content	ts of FSR1 to	address data	memory - val	ue of FSR1 pr	re-incremente	d (not a physi	ical register)	N/A	
PLUSW1	Uses content	ts of FSR1 to	address data	memory - val	ue of FSR1 of	ffset by W (no	t a physical re	egister)	N/A	
FSR1H	_	_	_		Indirect Data	Memory Add	ress Pointer 1	High	0000	
FSR1L	Indirect Data	Memory Add	ress Pointer 1	Low Byte					xxxx xxxx	
BSR		_	_	_	Bank Select	Register			0000	
INDF2	Uses content	ts of FSR2 to	address data	memory – val	ue of FSR2 no	ot changed (n	ot a physical i	register)	N/A	
POSTINC2	Uses content	ts of FSR2 to	address data	memory - val	ue of FSR2 po	ost-increment	ed (not a phys	sical register)	N/A	
POSTDEC2	Uses content	ts of FSR2 to	address data	memory - val	ue of FSR2 po	st-decrement	ed (not a phy	sical register)	N/A	
PREINC2	Uses content	ts of FSR2 to	address data	memory – val	ue of FSR2 pr	re-incremente	d (not a physi	ical register)	N/A	
PLUSW2	-				ue of FSR2 of				N/A	
FSR2H		_			Indirect Data	Memory Add	ress Pointer 2	High	0000	
FSR2L									xxxx xxxx	
STATUS	_			N	OV	Z	DC	С	x xxxx	
TMR0H	Timer0 Regis	ster High Byte							0000 0000	
TMR0L		ster Low Byte							xxxx xxxx	
TOCON	TMROON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	
	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0000 q000	
OSCCON				-						
			IVRST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	
LVDCON WDTCON	=	_	IVRST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0 SWDTEN	00 0101	

## **Special Function Register Map 3/3**

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	
TMR1H	Timer1 Regis	ter High Byte							хххх	жж	
TMR1L	Timer1 Regis	ter Low Byte							жжж	жж	
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	
TMR2	Timer2 Regis	Timer2 Register									
PR2	Timer2 Perio	d Register							1111	1111	
T2CON	_	- TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0									
ADRESH	A/D Result R	egister High E	Byte	•				•	жжж	жж	
ADRESL	A/D Result R	egister Low B	lyte						хххх	жж	
ADCON0	VCFG1	VCFG0	_	CHS2	CHS1	CHS0	GO/DONE	ADON	00-0	0000	
ADCON1	_	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	-000	0000	
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00	0000	
CCPR1H	Capture/Con	pare/PWM R	egister 1 High	n Byte					хххх	жж	
CCPR1L	Capture/Con	pare/PWM R	egister 1 Low	Byte					xxxx	20000	
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000	0000	
PWM1CON	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000	0000	
ECCPAS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0		0000	
TMR3H	Timer3 Regis	ter High Byte							xxxx	xxxx	
TMR3L	Timer3 Register Low Byte									xxxx	
T3CON	RD16	_	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON		0000	
SPBRGH		ud Rate Gene								0000	
SPBRG	EUSART Baud Rate Generator High Byte  EUSART Baud Rate Generator Low Byte									0000	
RCREG		ceive Registe		·-						0000	
TXREG	EUSART Tra	nsmit Registe	er .						0000	0000	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000	0010	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	
BAUDCTL	_	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	-1-1	0-00	
EEADR	EEPROM Ad	dress Registe	er						0000	0000	
EEDATA	EEPROM Da	ta Register							0000	0000	
EECON2	EEPROM Co	ntrol Register	2 (not a phys	sical register)					0000	0000	
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	жж- 0	x000	
IPR2	OSCFIP	_	_	EEIP	_	LVDIP	TMR3IP	_	11		
PIR2	OSCFIF	_	_	EEIF	_	LVDIF	TMR3IF	_	00		
PIE2	OSCFIE	_	_	EEIE	_	LVDIE	TMR3IE	_	00	-00-	
IPR1	_	ADIP	RCIP	TXIP	_	CCP1IP	TMR2IP	TMR1IP		-111	
PIR1		ADIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF		-000	
PIE1	_	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE		-000	
OSCTUNE	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUNO		0000	
TRISB	Data Direction	n Control Reg					1			1111	
TRISA	TRISA7 <sup>(2)</sup>	TRISA6(1)			n Control Reg	ister for POR	TΔ			1111	
LATB		ORTB Data L	atch	Data Directio	condoine	poter for r OT	1173			XXXX	
LATA		LATA<6>(1)		Read/Mrite D	PORTA Data L	atch				200300	
PORTB		3 pins, Write F			ON IA Daid L	arti I				XXXX	
ONID	- NOGG FORTE	RA6 <sup>(1)</sup>	RA5(4)		A pins, Write F				xx0x	****	