Artem Kulakevich

Beaverton Oregon
503-750-3225
Artkulak@gmail.com

Education

Sep 2017 | Jun 2020 **BS in Electrical Engineering**, *Portland State University*, GPA: 3.97, *Portland, OR.*

Jun 2019 | Jun 2022 **MS in Digital IC Design, Test, and Validation**, *Portland State University*, GPA: 4.0.

Work Experience

Apr 2017 – Present **Production Specialist III**, *Micro Systems Engineering Inc.*, Lake Oswego, OR.

- Trained on and run the majority of production processes on production floor, and progressed towards mechanical and electrical troubleshooting.
- Rebuilt and taught multiple automated imaging cell used in production for thousands of modules daily. Maintained and updated the imaging cell for new product types and configuration changes.

Skills

Programming	SystemVerilog, Arm Assembly, Labview, C, C++, Matlab
Hardware	Soldering, Electrical Wiring, Oscilloscope, DMM
General	Excel, Word, PowerPoint, LTSpice, Jira, SAP BusinessObjects

Projects

Module Imaging Cell, *LabView, Epson RC+, Excel / Word.*
Rebuilt multiple 4-Axis robots based on BOM, retaught robots for production, created documentation for teaching for robot in the future. Continue to maintain robots and make improvements in production.

Blur Detection and Image Matching, *LabView NI Vision.*
Created a secondary program that does image matching based on a template, converts a bounding box to an ROI, and then uses the ROI to find an blur average value that is then stored for use in a config file.

ASIC Design Projects, *SystemVerilog, Design Compiler, Git, Linux.*
Programmed multiple Verilog designs including FIFO, counters, traffic lights, and then synthesized the projects for comparison with simulation.

ARM Sitara AM335x UART / I2C, *ARM Assembly, C.*
Programmed BeagleBone Black boards to communicated with a RC8660 talker boards and NewHaven LCD using barebone assembly.

Buck Converter, *Oscilloscope, Matlab.*
Built buck converter design, tested the design, and then improved the design by changing the compensator stage using bode plot analysis.