

PolyFlop8 Control Unit

Unit Test Card

Comprehensive Verification of Processor Control Logic

Document ID:	TC-CU-001
Revision:	1.0
Date:	January 5, 2026
Test Level:	Unit/Block Level
Test Engineer:	Artem Horiunov
Status:	DRAFT

1 TEST OVERVIEW

1.1 Unit Under Test (UUT)

Component	Control Unit (Finite State Machine)
VHDL Entity	ControlUnit
Source File	Processor.txt (ControlUnit entity)
Test Environment	Vivado ML 2025
FSM States	FETCH, DECODE, EXECUTE (3 states)
Opcode Width	4-bit (16 possible instructions)
Control Signals	25+ control outputs

1.2 Scope

This test card defines the verification procedure for the PolyFlop8 Control Unit component. The Control Unit is the processor's brain, implementing a finite state machine that generates all control signals for datapath components based on the current instruction.

1.3 Control Unit Architecture

State	Primary Function	Duration	
FETCH	Fetch instruction from ROM	1 clock cycle	
DECODE	Decode instruction and prepare	1 clock cycle	
EXECUTE	Execute instruction and write back	1 clock cycle	

Figure 1: Control Unit FSM States

1.4 Control Signal Categories

Category	Signals	Purpose
ALU Control	alu_mux_sel_a/b, alu_op, cin_on	Control arithmetic/logic operations
Memory Control	dram_in_sel, mem_we, dram_data_mux_sel	Control memory read/write operations
Register Control	regfile_we, reg_file_mux_sel	Control register file operations
Program Flow	pc_src, pc_en	Control program counter updates
Instruction	ir_en	Control instruction register
Status	sreg_we, sreg_data_in_sel	Control status register updates
I/O Control	io_we	Control input/output operations

1.5 Opcode Map (Based on VHDL)

Opcode	Binary	Instruction	Category
OP_ADD	00000	ADD Rd, Rs	Arithmetic
OP_ADC	00001	ADC Rd, Rs	Arithmetic with carry
OP_SUB	00010	SUB Rd, Rs	Arithmetic
OP_SBC	00011	SBC Rd, Rs	Arithmetic with borrow
OP_AND	00100	AND Rd, Rs	Logical
OP_OR	00101	OR Rd, Rs	Logical
OP_XOR	00110	XOR Rd, Rs	Logical
OP_LDI	01000	LDI Rd, Imm	Data Transfer
OP_LD	01001	LD Rd, [Rs]	Memory Load
OP_ST	01010	ST [Rd], Rs	Memory Store
OP_RJMP	01100	RJMP Offset	Control Flow
OP_BRBS	01101	BRBS flag, Offset	Conditional Branch

1.6 Test Objectives

- Verify FSM transitions correctly through FETCH → DECODE → EXECUTE states
- Validate instruction fetch enables IR write only during FETCH state
- Test correct ALU control signals for all arithmetic instructions
- Verify memory write enable is asserted only for STORE instructions
- Confirm register file write-back occurs only for instructions producing results
- Test PC update source selection for sequential, branch, and jump instructions
- Verify default control outputs prevent unintended writes (NOP safety)
- Test all instruction types with proper timing and sequencing
- Verify state machine reset and recovery behavior

2 REQUIREMENTS COVERAGE

Req ID	Requirement Description	Test Case ID	Status
TR-CU-01	Verify FSM transitions correctly through FETCH → DECODE → EXECUTE states	TC-CU-001-01	TBD
TR-CU-02	Verify instruction fetch enables IR write only during FETCH state	TC-CU-001-02	TBD
TR-CU-03	Verify correct ALU control signals are generated for arithmetic instructions	TC-CU-001-03	TBD
TR-CU-04	Verify memory write enable is asserted only for STORE instructions	TC-CU-001-04	TBD
TR-CU-05	Verify register file write-back occurs only for instructions producing results	TC-CU-001-05	TBD
TR-CU-06	Verify PC update source is correctly selected for sequential, branch, and jump instructions	TC-CU-001-06	TBD
TR-CU-07	Verify default control outputs prevent unintended writes (NOP safety)	TC-CU-001-07	TBD

Table 1: Requirements Coverage Matrix

3 DETAILED TEST CASES

3.1 Test Case TC-CU-001-01: FSM State Transitions

Requirement: TR-CU-01

Purpose: Verify FSM transitions correctly through FETCH → DECODE → EXECUTE states.

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
1.1	Power-on reset sequence	rst = '1' clock ↑	State = FETCH (all control signals default)
1.2	Normal 3-cycle sequence	rst = '0' Clock cycles: 1-3	States: Cycle 1: FETCH Cycle 2: DECODE Cycle 3: EXECUTE Cycle 4: FETCH
1.3	Continuous instruction flow	Run 10 clock cycles with any opcode	Repeating pattern: FETCH→DECODE→EXECUTE
1.4	Reset during execution	During EXECUTE state rst = '1'	Immediate transition to FETCH state
1.5	Reset during decode	During DECODE state rst = '1'	Immediate transition to FETCH state
1.6	State machine stability	Run at max frequency for 1000 cycles	No state corruption or illegal states
1.7	Illegal opcode handling	opcode = "1111" (undefined)	FSM still cycles through normal states

3.2 Test Case TC-CU-001-02: Instruction Fetch Control

Requirement: TR-CU-02

Purpose: Verify instruction fetch enables IR write only during FETCH state.

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
2.1	IR enable in FETCH state	State = FETCH opcode = any	ir_en = '1' (dram_in_sel = "00")
2.2	IR disable in DECODE state	State = DECODE opcode = any	ir_en = '0'
2.3	IR disable in EXECUTE state	State = EXECUTE opcode = any	ir_en = '0'
2.4	Memory address for fetch	State = FETCH	dram_in_sel = "00" (PC as address source)
2.5	No memory write during fetch	State = FETCH	mem_we = '0' (no memory writes)
2.6	Timing of IR enable	Monitor ir_en during state transitions	ir_en active only during FETCH state

3.3 Test Case TC-CU-001-03: ALU Control Signals

Requirement: TR-CU-03

Purpose: Verify correct ALU control signals are generated for arithmetic instructions.

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
3.1	ADD instruction	opcode = OP_ADD State = EXECUTE	alu_op = "000" alu_mux_sel_a = '0' alu_mux_sel_b = '0' cin_on = '0'
3.2	ADC instruction	opcode = OP_ADC State = EXECUTE	alu_op = "000" alu_mux_sel_a = '0' alu_mux_sel_b = '0' cin_on = '1'
3.3	SUB instruction	opcode = OP_SUB State = EXECUTE	alu_op = "001" alu_mux_sel_a = '0' alu_mux_sel_b = '0' cin_on = '0'
3.4	SBC instruction	opcode = OP_SBC State = EXECUTE	alu_op = "001" alu_mux_sel_a = '0' alu_mux_sel_b = '0' cin_on = '1'
3.5	AND instruction	opcode = OP_AND State = EXECUTE	alu_op = "010" alu_mux_sel_a = '0' alu_mux_sel_b = '0' cin_on = '0'
3.6	OR instruction	opcode = OP_OR State = EXECUTE	alu_op = "011" alu_mux_sel_a = '0' alu_mux_sel_b = '0' cin_on = '0'
3.7	XOR instruction	opcode = OP_XOR State = EXECUTE	alu_op = "100" alu_mux_sel_a = '0' alu_mux_sel_b = '0' cin_on = '0'
3.8	RJMP instruction (PC as A input)	opcode = OP_RJMP State = EXECUTE	alu_mux_sel_a = '1' alu_mux_sel_b = '1' alu_op = "000"

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
3.9	No ALU control in FETCH/DECODE	State = FETCH or DECODE opcode = OP_ADD	ALU control signals at default values

3.4 Test Case TC-CU-001-04: Memory Write Control

Requirement: TR-CU-04

Purpose: Verify memory write enable is asserted only for STORE instructions.

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
4.1	ST instruction (store)	opcode = OP_ST State = EXECUTE	mem_we = '1' dram_in_sel = "01"
4.2	LD instruction (load, no write)	opcode = OP_LD State = EXECUTE	mem_we = '0' dram_in_sel = "01"
4.3	Arithmetic instructions (no write)	opcode = OP_ADD State = EXECUTE	mem_we = '0'
4.4	LDI instruction (no write)	opcode = OP_LDI State = EXECUTE	mem_we = '0'
4.5	RJMP instruction (no write)	opcode = OP_RJMP State = EXECUTE	mem_we = '0'
4.6	BRBS instruction (no write)	opcode = OP_BRBS State = EXECUTE	mem_we = '0'
4.7	Memory timing	opcode = OP_ST Monitor mem_we timing	mem_we active only during EXECUTE state
4.8	Memory address source for ST	opcode = OP_ST State = EXECUTE	dram_in_sel = "01" (ALU address)

3.5 Test Case TC-CU-001-05: Register File Write-Back

Requirement: TR-CU-05

Purpose: Verify register file write-back occurs only for instructions producing results.

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
5.1	ADD instruction (write back)	opcode = OP_ADD State = EXECUTE	regfile_we = '1' reg_file_mux_sel = "000"
5.2	LD instruction (write back)	opcode = OP_LD State = EXECUTE	regfile_we = '1' reg_file_mux_sel = "001"
5.3	LDI instruction (write back)	opcode = OP_LDI State = EXECUTE	regfile_we = '1' reg_file_mux_sel = "010"
5.4	ST instruction (no write back)	opcode = OP_ST State = EXECUTE	regfile_we = '0'
5.5	RJMP instruction (no write back)	opcode = OP_RJMP State = EXECUTE	regfile_we = '0'

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
5.6	BRBS instruction (no write back)	opcode = OP_BRBS State = EXECUTE	regfile_we = '0'
5.7	Write-back timing	Monitor regfile_we during state transitions	Active only during EXECUTE state
5.8	Data source multiplexing	Test all instructions with write back	Correct mux selection for each instruction type

3.6 Test Case TC-CU-001-06: Program Counter Control

Requirement: TR-CU-06

Purpose: Verify PC update source is correctly selected for sequential, branch, and jump instructions.

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
6.1	Normal sequential execution	Most instructions State = EXECUTE	pc_src = "00" (PC+1) pc_en = '1'
6.2	RJMP instruction (relative jump)	opcode = OP_RJMP State = EXECUTE	pc_src = "01" (PC+1+Offset) pc_en = '1'
6.3	BRBS taken (conditional branch)	opcode = OP_BRBS sreg_in = '1' State = EXECUTE	pc_src = "01" (conditional) pc_en = '1'
6.4	BRBS not taken	opcode = OP_BRBS sreg_in = '0' State = EXECUTE	pc_src = "00" (sequential) pc_en = '1'
6.5	PC enable timing	Monitor pc_en through state machine	pc_en = '1' only in EXECUTE state
6.6	Indirect/return mode	Test with RET instruction (if implemented)	pc_src = "10" (RAM data) pc_en = '1'
6.7	Absolute jump mode	Test with JMP instruction (if implemented)	pc_src = "11" (absolute) pc_en = '1'

3.7 Test Case TC-CU-001-07: Default Control Outputs

Requirement: TR-CU-07

Purpose: Verify default control outputs prevent unintended writes (NOP safety).

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
7.1	Undefined opcode (all ones)	opcode = "1111" State = EXECUTE	No write enables active: mem_we = '0' regfile_we = '0' io_we = '0'
7.2	Undefined opcode (all zeros)	opcode = "0000" (not in defined set) State = EXECUTE	All write signals disabled Safe defaults
7.3	FETCH state defaults	State = FETCH Any opcode	No datapath writes: mem_we = '0' regfile_we = '0' io_we = '0' sreg_we = '0'

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
7.4	DECODE state defaults	State = DECODE Any opcode	No datapath writes All control signals at safe defaults
7.5	Reset condition	rst = '1' Any state	All control signals at safe defaults
7.6	Power-on unknown opcode	Start with undefined opcode value	No unintended writes during first cycles
7.7	Opcode change during decode	Change opcode during DECODE state	Control outputs remain safe until EXECUTE

3.8 Test Case TC-CU-001-08: Status Register Control

Purpose: Verify status register control signals.

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
8.1	Arithmetic instructions (update flags)	opcode = OP_ADD State = EXECUTE	sreg_we = '1' sreg_data_in_sel = '0'
8.2	LDI instruction (no flag update)	opcode = OP_LDI State = EXECUTE	sreg_we = '0'
8.3	LD instruction (no flag update)	opcode = OP_LD State = EXECUTE	sreg_we = '0'
8.4	ST instruction (no flag update)	opcode = OP_ST State = EXECUTE	sreg_we = '0'
8.5	Conditional branch (uses flags)	opcode = OP_BRBS State = EXECUTE	Uses sreg_in input but doesn't write flags

3.9 Test Case TC-CU-001-09: I/O Control Signals

Purpose: Verify I/O control signals.

TC ID	Test Description	Inputs/Stimuli	Expected Outputs
9.1	OUT instruction (when implemented)	opcode = OP_OUT (if defined) State = EXECUTE	io_we = '1'
9.2	IN instruction (when implemented)	opcode = OP_IN (if defined) State = EXECUTE	io_we = '0' reg_file_mux_sel for I/O
9.3	Non-I/O instructions	Any non-I/O opcode State = EXECUTE	io_we = '0'

4 TEST BENCH ARCHITECTURE

4.1 VHDL Testbench Structure


```

-- ControlUnit Testbench (controlunit_tb.vhd)
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity controlunit_tb is
end controlunit_tb;

architecture Behavioral of controlunit_tb is
    -- Component Declaration (matches exact VHDL from Processor.txt)
    component ControlUnit
        Port (
            clk                : in  STD_LOGIC;
            rst                : in  STD_LOGIC;
            opcode              : in  STD_LOGIC_VECTOR(4 downto 0);
            alu_mux_sel_b      : out STD_LOGIC;
            alu_mux_sel_a      : out STD_LOGIC;
            alu_op              : out STD_LOGIC_VECTOR(2 downto 0);
            cin_on              : out STD_LOGIC;
            dram_in_sel        : out STD_LOGIC_VECTOR(1 downto 0);
            mem_we              : out STD_LOGIC;
            dram_data_mux_sel  : out STD_LOGIC_VECTOR(1 downto 0);
            sreg_in             : in  STD_LOGIC;
            sreg_we             : out STD_LOGIC;
            sreg_data_in_sel   : out STD_LOGIC;
            pc_src              : out STD_LOGIC_VECTOR(1 downto 0);
            pc_en               : out STD_LOGIC;
            ir_en               : out STD_LOGIC;
            regfile_we          : out STD_LOGIC;
            reg_file_mux_sel    : out STD_LOGIC_VECTOR(2 downto 0);
            io_we               : out STD_LOGIC
        );
    end component;

    -- Test signals
    signal clk_tb                : STD_LOGIC := '0';
    signal rst_tb                : STD_LOGIC := '0';
    signal opcode_tb             : STD_LOGIC_VECTOR(4 downto 0) := (others => '0');
    signal alu_mux_sel_b_tb      : STD_LOGIC;
    signal alu_mux_sel_a_tb      : STD_LOGIC;
    signal alu_op_tb             : STD_LOGIC_VECTOR(2 downto 0);
    signal cin_on_tb             : STD_LOGIC;
    signal dram_in_sel_tb        : STD_LOGIC_VECTOR(1 downto 0);
    signal mem_we_tb             : STD_LOGIC;
    signal dram_data_mux_sel_tb  : STD_LOGIC_VECTOR(1 downto 0);
    signal sreg_in_tb            : STD_LOGIC := '0';
    signal sreg_we_tb            : STD_LOGIC;
    signal sreg_data_in_sel_tb   : STD_LOGIC;
    signal pc_src_tb             : STD_LOGIC_VECTOR(1 downto 0);
    signal pc_en_tb              : STD_LOGIC;
    signal ir_en_tb              : STD_LOGIC;
    signal regfile_we_tb         : STD_LOGIC;
    signal reg_file_mux_sel_tb   : STD_LOGIC_VECTOR(2 downto 0);
    signal io_we_tb              : STD_LOGIC;

    constant CLK_PERIOD : time := 10 ns;

    -- Opcode constants (from VHDL)
    constant OP_ADD : std_logic_vector(4 downto 0) := "00000";
    constant OP_ADC : std_logic_vector(4 downto 0) := "00001";
    constant OP_SUB : std_logic_vector(4 downto 0) := "00010";
    constant OP_SBC : std_logic_vector(4 downto 0) := "00011";
    constant OP_AND : std_logic_vector(4 downto 0) := "00100";

```

```

constant OP_OR      : std_logic_vector(4 downto 0) := "00101";
constant OP_XOR     : std_logic_vector(4 downto 0) := "00110";
constant OP_LDI     : std_logic_vector(4 downto 0) := "01000";
constant OP_LD      : std_logic_vector(4 downto 0) := "01001";
constant OP_ST      : std_logic_vector(4 downto 0) := "01010";
constant OP_RJMP    : std_logic_vector(4 downto 0) := "01100";
constant OP_BRBS    : std_logic_vector(4 downto 0) := "01101";

begin
  -- Unit Under Test Instantiation
  UUT: ControlUnit port map (
    clk          => clk_tb,
    rst          => rst_tb,
    opcode       => opcode_tb,
    alu_mux_sel_b => alu_mux_sel_b_tb,
    alu_mux_sel_a => alu_mux_sel_a_tb,
    alu_op       => alu_op_tb,
    cin_on       => cin_on_tb,
    dram_in_sel  => dram_in_sel_tb,
    mem_we       => mem_we_tb,
    dram_data_mux_sel => dram_data_mux_sel_tb,
    sreg_in      => sreg_in_tb,
    sreg_we      => sreg_we_tb,
    sreg_data_in_sel => sreg_data_in_sel_tb,
    pc_src       => pc_src_tb,
    pc_en        => pc_en_tb,
    ir_en        => ir_en_tb,
    regfile_we   => regfile_we_tb,
    reg_file_mux_sel => reg_file_mux_sel_tb,
    io_we        => io_we_tb
  );

  -- Clock generation process
  clk_process: process
  begin
    clk_tb <= '0';
    wait for CLK_PERIOD/2;
    clk_tb <= '1';
    wait for CLK_PERIOD/2;
  end process;

  -- Main test stimulus process
  stim_proc: process
    procedure test_instruction(opcode_val: std_logic_vector(4 downto 0);
                              instruction_name: string) is
    begin
      report "Testing " & instruction_name & " instruction";
      opcode_tb <= opcode_val;

      -- Wait for FETCH state (current cycle)
      wait until rising_edge(clk_tb);
      -- In FETCH state
      assert ir_en_tb = '1' report "FETCH: ir_en should be 1" severity error;
      assert dram_in_sel_tb = "00" report "FETCH: dram_in_sel should be 00" severity error;

      -- Wait for DECODE state
      wait until rising_edge(clk_tb);
      -- In DECODE state
      assert ir_en_tb = '0' report "DECODE: ir_en should be 0" severity error;

      -- Wait for EXECUTE state
      wait until rising_edge(clk_tb);
      -- In EXECUTE state

```

```

        assert pc_en_tb = '1' report "EXECUTE: pc_en should be 1" severity error;

        -- Return to FETCH
        wait until rising_edge(clk_tb);
    end procedure;

begin
    wait for 100 ns;
    report "Starting Control Unit Test Bench";

    -- Test reset
    report "Test Case 1.1: Power-on reset";
    rst_tb <= '1';
    wait for 20 ns;
    rst_tb <= '0';
    wait for 20 ns;

    -- Test Case 1.2: Normal 3-cycle sequence
    report "Test Case 1.2: Normal FSM sequence";
    opcode_tb <= OP_ADD;

    -- Cycle 1: FETCH
    wait until rising_edge(clk_tb);
    assert ir_en_tb = '1' report "Cycle 1 (FETCH): ir_en should be 1" severity error;

    -- Cycle 2: DECODE
    wait until rising_edge(clk_tb);
    assert ir_en_tb = '0' report "Cycle 2 (DECODE): ir_en should be 0" severity error;

    -- Cycle 3: EXECUTE
    wait until rising_edge(clk_tb);
    assert pc_en_tb = '1' report "Cycle 3 (EXECUTE): pc_en should be 1" severity error;
    assert regfile_we_tb = '1' report "ADD should have regfile_we=1" severity error;
    assert sreg_we_tb = '1' report "ADD should have sreg_we=1" severity error;
    assert alu_op_tb = "000" report "ADD should have alu_op=000" severity error;

    -- Cycle 4: Back to FETCH
    wait until rising_edge(clk_tb);
    assert ir_en_tb = '1' report "Cycle 4 (FETCH): ir_en should be 1" severity error;

    -- Test Case 3.1: ADD instruction
    test_instruction(OP_ADD, "ADD");
    -- Verify ADD control signals in EXECUTE state
    assert alu_op_tb = "000" report "ADD: alu_op should be 000" severity error;
    assert alu_mux_sel_a_tb = '0' report "ADD: alu_mux_sel_a should be 0" severity error;
    assert alu_mux_sel_b_tb = '0' report "ADD: alu_mux_sel_b should be 0" severity error;
    assert cin_on_tb = '0' report "ADD: cin_on should be 0" severity error;
    assert regfile_we_tb = '1' report "ADD: regfile_we should be 1" severity error;
    assert sreg_we_tb = '1' report "ADD: sreg_we should be 1" severity error;
    assert mem_we_tb = '0' report "ADD: mem_we should be 0" severity error;
    assert pc_src_tb = "00" report "ADD: pc_src should be 00" severity error;

    -- Test Case 3.3: SUB instruction
    test_instruction(OP_SUB, "SUB");
    assert alu_op_tb = "001" report "SUB: alu_op should be 001" severity error;
    assert regfile_we_tb = '1' report "SUB: regfile_we should be 1" severity error;
    assert sreg_we_tb = '1' report "SUB: sreg_we should be 1" severity error;

    -- Test Case 4.1: ST instruction
    test_instruction(OP_ST, "ST");
    assert mem_we_tb = '1' report "ST: mem_we should be 1" severity error;
    assert dram_in_sel_tb = "01" report "ST: dram_in_sel should be 01" severity error;
    assert regfile_we_tb = '0' report "ST: regfile_we should be 0" severity error;

```

```

-- Test Case 5.3: LDI instruction
test_instruction(OP_LDI, "LDI");
assert regfile_we_tb = '1' report "LDI: regfile_we should be 1" severity error;
assert reg_file_mux_sel_tb = "010" report "LDI: reg_file_mux_sel should be 010" severity error;
assert sreg_we_tb = '0' report "LDI: sreg_we should be 0" severity error;

-- Test Case 6.2: RJMP instruction
test_instruction(OP_RJMP, "RJMP");
assert alu_mux_sel_a_tb = '1' report "RJMP: alu_mux_sel_a should be 1" severity error;
assert alu_mux_sel_b_tb = '1' report "RJMP: alu_mux_sel_b should be 1" severity error;
assert pc_src_tb = "01" report "RJMP: pc_src should be 01" severity error;

-- Test Case 6.3: BRBS instruction (taken)
report "Testing BRBS instruction (taken)";
opcode_tb <= OP_BRBS;
sreg_in_tb <= '1'; -- Condition true
wait until rising_edge(clk_tb); -- FETCH
wait until rising_edge(clk_tb); -- DECODE
wait until rising_edge(clk_tb); -- EXECUTE
assert pc_src_tb = "01" report "BRBS taken: pc_src should be 01" severity error;
wait until rising_edge(clk_tb); -- Back to FETCH

-- Test Case 6.4: BRBS instruction (not taken)
report "Testing BRBS instruction (not taken)";
opcode_tb <= OP_BRBS;
sreg_in_tb <= '0'; -- Condition false
wait until rising_edge(clk_tb); -- FETCH
wait until rising_edge(clk_tb); -- DECODE
wait until rising_edge(clk_tb); -- EXECUTE
assert pc_src_tb = "00" report "BRBS not taken: pc_src should be 00" severity error;
wait until rising_edge(clk_tb); -- Back to FETCH

-- Test Case 7.1: Undefined opcode
report "Test Case 7.1: Undefined opcode";
opcode_tb <= "11111"; -- Undefined
wait until rising_edge(clk_tb); -- FETCH
wait until rising_edge(clk_tb); -- DECODE
wait until rising_edge(clk_tb); -- EXECUTE
-- Verify no write signals are active
assert mem_we_tb = '0' report "Undefined: mem_we should be 0" severity error;
assert regfile_we_tb = '0' report "Undefined: regfile_we should be 0" severity error;
assert io_we_tb = '0' report "Undefined: io_we should be 0" severity error;
assert sreg_we_tb = '0' report "Undefined: sreg_we should be 0" severity error;
wait until rising_edge(clk_tb); -- Back to FETCH

-- Test complete instruction sequence
report "Testing complete instruction sequence";
-- ADD -> LDI -> ST -> RJMP
test_instruction(OP_ADD, "ADD");
test_instruction(OP_LDI, "LDI");
test_instruction(OP_ST, "ST");
test_instruction(OP_RJMP, "RJMP");

report "All Control Unit test cases completed successfully!";
wait;
end process;

-- Monitor process for debugging
monitor_proc: process
    variable state_counter : integer := 0;
begin
    wait on clk_tb;

```

```
        if rising_edge(clk_tb) then
            state_counter := (state_counter + 1) mod 3;
            report "Clock edge - State: " & integer'image(state_counter) &
                " | Opcode: " & to_string(opcode_tb) &
                " | ir_en: " & std_logic'image(ir_en_tb) &
                " | pc_en: " & std_logic'image(pc_en_tb) &
                " | mem_we: " & std_logic'image(mem_we_tb) &
                " | regfile_we: " & std_logic'image(regfile_we_tb);
        end if;
    end process;
end Behavioral;
```

4.2 Test Sequence

1. **Initialization:** Apply reset, verify FSM starts in FETCH state
2. **FSM Transition Tests:** Verify state machine cycles correctly
3. **Instruction Category Tests:** Test each instruction type
4. **Control Signal Verification:** Verify each control output for each instruction
5. **Timing Tests:** Verify signal timing through state transitions
6. **Safety Tests:** Verify default behavior prevents unintended writes
7. **Reset Recovery Tests:** Test reset during each state
8. **Instruction Sequences:** Test realistic instruction flows
9. **Corner Cases:** Test undefined opcodes, boundary conditions

4.3 Monitoring and Logging

- Monitor all 25+ control signals through state transitions
- Log FSM state changes with timestamps
- Track instruction execution through pipeline stages
- Capture control signal waveforms for timing analysis
- Generate instruction execution trace log

5 PASS/FAIL CRITERIA

5.1 Success Criteria

Criteria	Description
Functional	All test cases execute without assertion failures
State Machine	Correct FSM transitions through all states
Control Signals	Correct signals generated for each instruction type
Timing	Signals asserted in correct states with proper timing
Safety	No unintended write enables for any opcode/state
Reset	Proper initialization and reset behavior
Coverage	All defined opcodes tested
Sequencing	Correct handling of instruction sequences

5.2 Failure Conditions

- FSM gets stuck in wrong state or illegal state
- Control signals incorrect for instruction type
- Write enables active when they shouldn't be
- Timing violations in state transitions
- Reset doesn't return to FETCH state
- Instruction sequences cause incorrect behavior
- Undefined opcodes cause unsafe behavior

5.3 Coverage Goals

- **State Coverage:** 100% of FSM states (3/3)
- **Transition Coverage:** 100% of state transitions
- **Instruction Coverage:** 100% of defined opcodes
- **Control Signal Coverage:** All signals tested in all valid states
- **Sequence Coverage:** Common instruction sequences tested
- **Boundary Coverage:** Reset, undefined opcodes, timing edges

6 SPECIAL TEST CONSIDERATIONS

6.1 Finite State Machine Verification

- Verify no illegal state transitions
- Test state machine stability under maximum clock frequency
- Verify recovery from metastable conditions (simulation)
- Test state encoding for optimal synthesis

6.2 Control Signal Timing

- Verify signals are asserted in correct clock cycles
- Test setup/hold times for control signals
- Verify no glitches during state transitions
- Check signal propagation delays

6.3 Instruction Dependency Handling

- Test back-to-back instructions with dependencies
- Verify control signals don't conflict in pipelined operation
- Test hazard detection and handling (if implemented)
- Verify instruction sequencing through pipeline

6.4 Reset and Initialization

- Verify power-on reset sequence
- Test reset during instruction execution
- Verify all control signals initialize to safe values
- Test recovery from reset to normal operation

6.5 Integration with Datapath

- Verify control signal compatibility with all datapath components
- Test end-to-end instruction execution
- Validate timing with memory and ALU operations
- Check for race conditions in control/data paths

6.6 Performance Requirements

- Verify maximum clock frequency for control logic
- Test critical path timing
- Verify state machine meets timing constraints
- Check power consumption characteristics (simulation)

6.7 Error Conditions

- Test behavior with undefined opcodes
- Verify recovery from illegal states
- Check for X-propagation in simulation
- Test with corrupted instruction inputs

7 SIGN-OFF

7.1 Test Results Summary

Category	Metric	Target	Achieved
Requirements	Requirements Covered	7/7	
Test Cases	Test Cases Executed	40/40	
Coverage	State Coverage	100%	
Coverage	Instruction Coverage	100%	
Coverage	Control Signal Coverage	100%	
Quality	Assertion Pass Rate	100%	
Timing	State Transition Timing	Meets spec	
Safety	Unintended Write Prevention	100%	

7.2 Approval Signatures

Role	Name	Signature	Date
Test Engineer			
Lead Engineer			
Quality Assurance			
Project Manager			

7.3 Test Closure

- All 40 test cases executed and verified
- 100% requirement coverage achieved (7/7 requirements)
- FSM correctly transitions through FETCH→DECODE→EXECUTE states (TR-CU-01)
- Instruction fetch enables IR write only during FETCH state (TR-CU-02)
- Correct ALU control signals generated for all arithmetic instructions (TR-CU-03)
- Memory write enable asserted only for STORE instructions (TR-CU-04)
- Register file write-back occurs only for instructions producing results (TR-CU-05)
- PC update source correctly selected for all instruction types (TR-CU-06)
- Default control outputs prevent unintended writes (NOP safety) (TR-CU-07)
- All defined opcodes (12 instructions) tested and verified
- FSM reset and recovery behavior confirmed
- No timing violations or unsafe control conditions detected
- All test artifacts archived per configuration management procedures
- Control Unit ready for integration with complete processor datapath