#### **ELEC 402**

### MOS Basics – part 2 Lecture 5

Reza Molavi
Dept. of ECE
University of British Columbia
reza@ece.ubc.ca

Slides Courtesy: Dr. Res Saleh (UBC), Dr. Sudip Shekhar, Dr. D. Sengupta (AMD)

#### **MOS Current - Review**

In general, the saturation region is entered when either the channel is pinched-off or the carriers achieved velocity saturation.

if 
$$V_{DS} \ge \frac{(V_{GS} - V_T) E_c L}{(V_{GS} - V_T) + E_c L} \Rightarrow \text{saturation}$$
if  $V_{DS} < \frac{(V_{GS} - V_T) E_c L}{(V_{GS} - V_T) + E_c L} \Rightarrow \text{linear}$ 


$$I_{DS} = W \nu_{sat} C_{ox} \frac{(V_{GS} - V_T)^2}{(V_{GS} - V_T) + E_c L}$$
 saturation


$$I_{DS} = rac{W}{L} \cdot rac{\mu_e C_{ox}}{\left(1 + rac{V_{DS}}{E.L}
ight)} \left(V_{GS} - V_T - rac{V_{DS}}{2}
ight) V_{DS} \quad ext{linear}$$

Note that in extreme case ( $E_cL \gg V_{GS}$ ,  $V_{DS}$ ) both equations translate to those of long channel devices

#### MOS Current - Sub threshold

Transistor turn-on/turn-off switching is a continuous process. At around V<sub>th</sub> (and even below it) there is still significant leakage current.






$$I_{ ext{sub}} = I_{ ext{s}} e^{rac{q \, (V_{ ext{OS}} - V_{ ext{T}} - V_{ ext{offsec}})}{n k T}} \left(1 - e^{rac{-q V_{ ext{DS}}}{k T}}
ight)$$

(Board Notes)  $S = \Delta V_{GS} = \frac{nkT}{q} \ln(10)$  slope factor

What is an ideal slope n and slope factor?


### **MOS Capacitances**



- Each MOS device possess several junction and oxide capacitances (depends on dielectric and geometry) specified in units of fF/μm
- The charge/discharge of internal capacitances limits the switching speed

# Gate Cap – Simple model

- $C_g = \varepsilon_{ox}WL/t_{ox} = C_{ox}WL = C_{permicron}W$
- $ightharpoonup C_{permicron} = \epsilon_{ox} L/t_{ox}$  should ~ remain unchanged with scaling
- Now typically about 1 fF/μm (~was 2 for older processes)




# Gate Capacitance in different regions of operation

The total capacitace (Cg) is broken into three components  $C_{qb}$ ,  $C_{qs}$  and  $C_{qd}$ 

Why Does  $C_{gs}$  and  $C_{ds}$  change as we move from one region of operation to another?

- In cut-off there is no channel
- In linear region, V<sub>s</sub> ~ V<sub>d</sub> V
   capacitance split between
   source and drain
- In saturation channel is pinched of on drain side  $C_{gd} \sim 0 \label{eq:cgd}$



## **Junction Capacitance**

A pn junction when forward biased shows the following I-V characteristics

$$I_D = I_S(e^{V_J/V_{sb}} - 1)$$


A *pn* junction when reverse-biased has a leakage current and a wider depletion region resulting in a voltagedependant junction capacitor

$$I_D = -I_S$$

$$C_{J} = \frac{C_{j0} A}{\left(1 - \frac{V_{J}}{\phi_{B}}\right)^{m}}$$
 Capacitance of a *pn* junction (in case of *abrupt* junction m=1/2)

V<sub>1</sub> is the voltage across Junction and  $C_{j0}$  is a process-  $C_{j0} = \sqrt{\frac{\varepsilon_{si}q}{2\phi_B}} \, \frac{N_A N_D}{N_A + N_D}$ Dependant constant

$$C_{j0} = \sqrt{rac{arepsilon_{si}q}{2oldsymbol{\phi}_B}\,rac{N_AN_D}{N_A+N_D}}$$




Junction capacitance vs junction potentiai

Diode (junction) built-in potential

$$\phi_{\scriptscriptstyle B} = rac{kT}{q} \ln \lvert rac{N_{\scriptscriptstyle A} \; N_{\scriptscriptstyle D}}{n_i^2} 
vert$$

### **Junction Capacitance**



$$A_b = WY$$

Bottom plate area

$$A_{sw} = Wx_j$$
 Sidewall area (for STI technology)

$$C_{\!J} = rac{C_{\!J\!b} \; A_b}{\left(1 - rac{V_{\!J}}{oldsymbol{\phi}_{Bb}}
ight)^{m\!j}} + rac{C_{\!J\!sw} \; A_{\!sw}}{\left(1 - rac{V_{\!J}}{oldsymbol{\phi}_{Bsw}}
ight)^{m\!j\!sw}}$$


If this is a voltage-dependant capacitance, how to model it as the device switches between different voltages?

- 1) Standard average (arithmetic mean)
- 2) Calculate the effective capacitance from  $C_{eff} = \Delta Q / \Delta V$


$$C_{\rm eq} = -rac{C_{
m jb}\phi_{
m B}}{(V_2-V_1)~(1-m)} \Biggl[ \Biggl(1-rac{V_2}{\phi_{
m B}}\Biggr)^{\!1-m} - \Biggl(1-rac{V_1}{\phi_{
m B}}\Biggr)^{\!1-m} \Biggr] \ .$$

# Layout – Two Transistor in series

#### **Improved Layout**



### Layout - Minimize Area and Perimeter for a given W



## Junction Capacitance - Example

#### **Junction Capacitance Calculations**

#### Problem:

(a) Find  $\phi_8$  and  $C_{jb}$  for an  $n^+p$  junction diode with  $N_D=10^{20}$  cm<sup>-3</sup> and  $N_A=(3)10^{17}$  cm<sup>-3</sup>.

#### Solution:

From Equation (2.37),

$$\phi_8 = \frac{kT}{q} \ln \frac{N_A N_D}{n_i^2} = 0.026 \ln \left( \frac{3(10^{17})(10^{20})}{(1.45(10^{10}))^2} \right) = 1 \text{ V}$$

From Equation (2.39)

$$\begin{split} C_{jb} &= \sqrt{\frac{\varepsilon_{s} q}{2\phi_{8}}} \frac{N_{A} N_{D}}{N_{A} + N_{D}} \approx \sqrt{\frac{\varepsilon_{s} q N_{A}}{2\phi_{8}}} \\ &= \sqrt{\frac{11.7 * (8.85) (10^{-14}) * 1.6 (10^{-19}) (3) (10^{17})}{2 (1.0)}} \approx 1.6 \frac{\text{fF}}{\mu \text{m}^{2}} \end{split}$$

# Junction Capacitance - Example cont'd

#### Problem:


(b) For a 0.13  $\mu$ m process, W = 400 nm, L = 100 nm,  $x_j = 50$  nm, and the diffusion extension is Y = 300 nm. Using the layout of Figure 2.20, find  $C_j$  in units of fF for and  $V_j = 0$  and  $V_j = -1.2$  V.

#### Solution:

For  $V_j$  = 0, the value is obtained by multiplying  $C_{jb}$  with  $(Y+x_j)W$   $C_J = C_{jb}(Y+x_j)W = 1.6 \text{ fF}/\mu\text{m}^2 \times (0.3\,\mu\text{m} + 0.05\,\mu\text{m}) \times 0.4\,\mu\text{m} \approx 0.22 \text{ fF}$ For  $V_J = -1.2$ ,  $C_J = \frac{C_{jb}(Y+x_j)W}{(1-V_J/\phi_8)^m}$   $= \frac{1.6 \text{ fF}/\mu\text{m} \times (0.3 \ \mu\text{m} + 0.05 \ \mu\text{m}) \times 0.4 \ \mu\text{m}}{(1+1.2/1.0)^{1/2}} = 0.16 \text{ fF}$ 

Exercise: Use the integral (effective capacitance technique) and compare against the average here

### Overlap Capacitance



-The lateral diffusion creates an overlap between gate and drain (source areas) creating a parasitic capacitance called *overlap* capacitance

- The proximity of drain (source) regions to the sidewall of gate in DSM contact creates another parasitic cap called *fringe* capacitance

Per unit width capacitance  $C_{ol} = C_{ov} + C_{f}$ 

$$C_f = rac{2arepsilon_{ox}}{\pi} \ln \left( 1 + rac{T_{poly}}{t_{ox}} 
ight)$$
 $C_{ov} = C_{ox} imes L_D$ 

### Summary

- The current capability ratio of NMOS and PMOS decreases (due to velocity saturation) as we move further into short channel regime.
- There is an exponential dependence of leakage current on V<sub>GS</sub> in sub threshold region.
- A MOS device has three main physical types of capacitance
- The gate-oxide capacitance is re-distributed between source and drain, i.e. C<sub>GS</sub> and C<sub>DS</sub> vary, as device moves from linear to saturation region.
- The junction capacitance is voltage-dependant; we need to find an effective (average) capacitance for switching devices.
- The overlap/fringe capacitance becomes more important in DSM technologies.