ELEC 402


Design of CMOS Inverter

(Noise-margin-centric approach)
Lecture 7

Reza Molavi
Dept. of ECE
University of British Columbia
reza@ece.ubc.ca

Slides Courtesy: Dr. Res Saleh (UBC), Dr. D. Sengupta (AMD), Dr. B. Razavi (UCLA)

Saturated-enhancement-load Inverter



To alleviate the area problem we replace the resistor

With a diode-connected transistor (always in saturation)

This performance of this logic gate is affected by the ratio

Of devices, hence called *ratioed* inverter


$$K_{R} = \frac{k_{\text{invert}}}{k_{\text{load}}} = \frac{k'(W/L)_{\text{f}}}{k'(W/L)_{L}} = \frac{(W/L)_{\text{f}}}{(W/L)_{L}}$$

The output voltage does not quite reach V_{DD} (The Load device requires at least VT drop on its V_{GS})

$$V_{OH} = V_{DD} - V_T(V_{OH})$$

= $V_{DD} - [V_{T0} + \gamma(\sqrt{V_{OH} + 2|\phi_F|} - \sqrt{2|\phi_F|})]$

Saturated-enhancement-load Inverter - cont'd



To derive the V_{OL} again it is important to find the proper region of operation for each transistor

$$I_{DI}(lin) = I_{DL}(sat)$$

We can substitute in the current equations to obtain

$$\frac{W_{\rm f}}{L_{\rm f}} \frac{\mu_n C_{\rm ox}}{\left(1 + \frac{V_{\rm out}}{E_{\rm CN} L_{\rm f}}\right)} \left[\left(V_{in} - V_{\rm TI}\right) V_{\rm out} - \frac{V_{\rm out}^2}{2} \right] = \frac{W_{\rm L} v_{\rm sat} C_{\rm ox} (V_{\rm DD} - V_{\rm out} - V_{\rm TL})^2}{\left(V_{\rm DD} - V_{\rm out} - V_{\rm TL}\right) + E_{\rm CN} L_{\rm L}}$$

Note that V_{in} should be the output of previous stage (ideally $V_{DD} - V_{T}$), however, to keep Things simple we occasionally assume $V_{in} = V_{DD}$

Example – Why is it a ratioed logic gate

Design of Saturated Load Inverter

Problem:

Design the saturated enhancement load inverter of Figure 4.10a such that it delivers a low output voltage of $V_{OL}=0.1$ V when the input is V_{DD} . Assume a 0.13 μ m technology, with L=100 nm and let the pull-up device be of unit size. Use the parameters

$$\mu_{\rm D} = 270~{\rm cm^2/V}$$
-s, $C_{\rm ox} = 1.6~\mu{\rm F/cm^2}$, $V_{\rm TO} = 0.4~{\rm V}$, $V_{\rm DD} = 1.2~{\rm V}$ $E_{\rm CN}L = 0.6~{\rm V}$, $v_{\rm sat} = 8 \times 10^6~{\rm cm/s}$, $\gamma = 0.2~{\rm V}^{1/2}$

Use the current equation for the pull-down in the linear region and the pull-up in the saturation region.

$$\frac{W_{l}}{L_{l}} \frac{\mu_{o}C_{ox}}{\left(1 + \frac{V_{out}}{E_{OV}L_{l}}\right)} \left[(V_{in} - V_{\pi})V_{out} - \frac{V_{out}^{2}}{2} \right] = \frac{W_{l}v_{sat}C_{ox}(V_{DD} - V_{out} - V_{\pi})^{2}}{(V_{DD} - V_{out} - V_{\pi l}) + E_{OV}L_{l}}$$

We can eliminate C_{ox} and then set $V_{in} = V_{DD}$ (we should really set it to V_{OH} but we keep things simple in this problem) and $V_{out} = V_{OL}$:

$$\therefore \frac{W_{l}}{L_{l}} \frac{\mu_{D}}{\left(1 + \frac{V_{OL}}{E_{CN}L_{l}}\right)} \left[(V_{DD} - V_{D})V_{OL} - \frac{V_{OL}^{2}}{2} \right] = \frac{W_{l}\nu_{sat}(V_{DD} - V_{OL} - V_{D})^{2}}{(V_{DD} - V_{OL} - V_{D}) + E_{ON}L_{l}}$$

Saturated-enhancement-load Inverter - cont'd

Since we know that the output voltage is $V_{OL} = 0.1 \text{ V}$, we can compute the correct V_{DL} :

$$V_{T} = \left[V_{T0} + \gamma(\sqrt{V_{S8} + 2|\phi_{F}|} - \sqrt{2|\phi_{F}|})\right]$$

$$= \left[0.4 + 0.2(\sqrt{0.1 + 2|-0.44|} - \sqrt{2|-0.44|})\right]$$

$$= 0.4 + 0.2(\sqrt{0.1 + 0.88} - \sqrt{0.88})$$

$$= 0.41 \text{ V}$$

The degree of body effect is small, as one would expect with a body-bias of 0.1 V. We can substitute the known quantities and solve for the transistor sizes:

$$\therefore \frac{W_l}{0.1(10^{-4})\text{cm}} \frac{(270 \text{ cm}^2/\text{V-s})}{\left(1 + (0.1/0.6)\right)} \left[(1.2 - 0.4)0.1 - \frac{0.1^2}{2} \right]$$

$$= \frac{W_L(8 \times 10^6 \text{ cm/s})(1.2 - 0.1 - 0.41)^2}{(1.2 - 0.1 - 0.41) + 0.6}$$


$$\therefore K_R = \frac{W_l}{W_L} = \frac{2.95}{1.75} = 1.7$$

If $W_1 = 100 \text{ nm}$, then $W_1 = 170 \text{ nm}$.

Pseudo-NMOS Inverter


To address issues with NMOS loads

- Saturated NMOS load, a.k.a diode connected load, has degraded V_{OH}
- Linear NMOS load requires two supplies and extra area/interconnects
- CMOS gates require multiple loads for multi fanin inputs (?)




$$I_{DP}(\text{sat}) = I_{DN}(\text{lin})$$


CMOS Inverter



- Address both issues of area and static power consumption
- Load that is complementary to the inverting device
- 5 distinct regions of operation can be detected



CMOS Inverter



Region III: NMOS saturation, PMOS saturation


$$rac{W_{N}
u_{sat}C_{ox}(V_{S}-V_{TN})^{2}}{(V_{S}-V_{TN})+E_{CN}L_{N}} = rac{W_{P}
u_{sat}C_{ox}(V_{DD}-V_{S}-|V_{TP}|)^{2}}{(V_{DD}-V_{S}-|V_{TP}|)+E_{CP}L_{P}}$$


(Board Notes)

$$V_{S} = rac{V_{DD} - |V_{TP}| + \chi V_{TN}}{1 + \chi}$$

$$\chi = \sqrt{rac{rac{W_N}{E_{CN}L_N}}{rac{W_p}{E_{Cp}L_p}}} = \sqrt{rac{\mu_n W_N}{\mu_p W_p^2}}$$

CMOS Inverter - Layout





Note Minimum size, well-plugs, design rules