

Project 3 - The MOS Transistor

Noise Margins, VTC and Cadence Simulations

Arthur Hsueh
21582168
UBC - ELEC 402

Contents

1	Designing widths of pull-down transistors	1
1.1	Calculations	1
1.2	Results	2

List of Figures

1 Designing widths of pull-down transistors

This problem asks to design the widths of the pull-down transistors such that $V_{OL} = 0.1$ V. The general method is to equate I_L , the current from the load resistor/transistor, to I_{DI} , the drain current of the pull-down transistor. Because we are evaluating for the design requirement of V_{OL} , we take the input as $V_{in} = V_{DD}$, and thus the pull-down transistor will always be in the linear regime.

1.1 Calculations

Resistive load inverter

This is the circuit that contains the 10kΩ resistor. We begin by equating currents,

$$I_R = I_D(\text{linear})$$

$$\frac{V_{DD} - V_{OL}}{R_L} = \frac{W_N}{L_N} \mu_N C_{ox} ((V_{DD} - V_T)V_{OL} - \frac{V_{OL}^2}{2})$$

Values can be substituted in, (constants used will be taken from the UsefulFormula.pdf document on canvas)

$$\frac{1.2 - 0.1}{10000} = \frac{W_N}{0.1 * 10^{-7}} * 270 * 1.6 * 10^{-6} * ((1.2 - 0.4) * 0.1 - \frac{0.1^2}{2})$$

Solving for W_N yields

$$W_N = 3.395 * 10^{-8} m = 33.95 nm$$

Saturated-enhancement-load inverter

This is the circuit that contains the pull-up NMOS transistor with 1.2V gate voltage. Here, the pull-up transistor is operating in the saturation regime ($V_{DS} > V_{GS} - V_T$). Again, we equate currents to solve,

$$I_{Spull-up}(\text{saturation}) = I_D(\text{linear})$$

$$\frac{W_L \mu_{sat} C_{ox} (V_{DD} - V_{OL} - V_{TL})^2}{(V_{DD} - V_{OL} - V_{TL}) + E_C L_L} = \frac{W_N}{L_N} \mu_N C_{ox} ((V_{DD} - V_T)V_{OL} - \frac{V_{OL}^2}{2})$$

Substituting values,

$$\frac{0.1 * 10^{-5} * 8 * 10^6 * 1.6 * 10^{-6} (1.2 - 0.1 - 0.4)^2}{(1.2 - 0.1 - 0.4) + 6 * 0.1 * 10^{-7}} = \frac{W_N}{0.1 * 10^{-7}} * 270 * 1.6 * 10^{-6} * ((1.2 - 0.4) * 0.1 - \frac{0.1^2}{2})$$

Solving for W_N yields

$$W_N = 2.765 * 10^{-9} m = 2.765 nm$$

'Linear'-load inverter

This is the circuit that contains the pull-up NMOS transistor with 1.6V gate voltage. Here, the pull-up transistor is operating in the linear regime ($V_{DS} < V_{GS} - V_T$). This calculation allows for cancellation of many terms. Again, we equate currents to solve,

$$I_{Spull-up}(linear) = I_D(linear)$$

Cancelling identical terms yields,

$$W_L((V_{gate} - V_{OL} - V_T)V_{OL} - \frac{V_{OL}^2}{2}) = W_N((V_{DD} - V_T)V_{OL} - \frac{V_{OL}^2}{2})$$

Substituting values,

$$0.1 * 10^{-7}((1.6 - 0.1 - 0.4) * 0.1 - \frac{0.1^2}{2}) = W_N((1.2 - 0.4) * 0.1 - \frac{0.1^2}{2})$$

Solving for W_N yields

$$W_N = 1.4 * 10^{-8} = 14nm$$

1.2 Results

asdfa