Міністерство освіти і науки України Національний університет «Львівська політехніка»

Кафедра ЕОМ



Звіт

до лабораторної роботи № 3


з дисципліни «Моделювання комп'ютерних систем» на тему:

«Поведінковий опис цифрового автомата Перевірка роботи автомата за допомогою стенда Elbert V2 – Spartan 3A FPGA»

Варіант №10

Виконав: ст. гр. КІ-201 Гришканич А. М. Прийняв: Козак Н. Б. **Мета роботи**: На базі стенда реалізувати цифровий автомат для обчислення значення виразів.

Виконання роботи:



Puc. 1 − Top Level

```
Файл ACC.vhd

    library IEEE;

   2. use IEEE.STD_LOGIC_1164.ALL;
       -- Uncomment the following library declaration if using
   5. -- arithmetic functions with Signed or Unsigned values
   --use IEEE.NUMERIC_STD.ALL;
   8. -- Uncomment the following library declaration if instantiating
   9. -- any Xilinx primitives in this code.
   10. --library UNISIM;
   11. --use UNISIM.VComponents.all;
   12.
   13. entity ACC is
   14.
                      : in STD_LOGIC;
           Port ( WR
   15.
                  RESET : in STD LOGIC;
   16.
                  CLK : in STD LOGIC;
                  INPUT : in STD_LOGIC_VECTOR (7 downto 0);
   17.
                  OUTPUT : out STD_LOGIC_VECTOR (7 downto 0));
   18.
   19. end ACC;
   20.
   21. architecture ACC_arch of ACC is
           signal DATA : STD_LOGIC_VECTOR (7 downto 0);
   23. begin
   24.
           process (CLK)
   25.
           begin
               if rising\_edge(CLK) then
   26.
   27.
                   if RESET = '1' then
                   DATA <= (others => '0');
elsif WR = '1' then
   28.
   29.
```

```
Файл ALU.vhd

    library IEEE;

   use IEEE.STD_LOGIC_1164.ALL;
   3.
   4.
      -- Uncomment the following library declaration if using
   5.
      -- arithmetic functions with Signed or Unsigned values
   use IEEE.NUMERIC_STD.ALL;
   use IEEE.STD_LOGIC_UNSIGNED.ALL;
   8.
   9. -- Uncomment the following library declaration if instantiating
   10. -- any Xilinx primitives in this code.
   11. --library UNISIM;
   12. --use UNISIM.VComponents.all;
   14. entity ALU is
   15.
           Port ( A : in STD_LOGIC_VECTOR(7 downto 0);
                  B : in STD LOGIC VECTOR(7 downto 0);
   16.
   17.
                  OP : in STD_LOGIC_VECTOR(1 downto 0);
                  OUTPUT : out STD_LOGIC_VECTOR(7 downto 0);
   18.
   19.
                               OVERFLOW: out STD_LOGIC);
   20. end ALU;
   21.
   22.
   23. architecture ALU Behavioral of ALU is
              signal ALUR: STD LOGIC VECTOR(15 downto 0) := (others => '0');
   24.
   25.
              signal Carry: STD_LOGIC := '0';
   26. begin
   27.
              process(A, B, OP)
   28.
              begin
   29.
                      case (OP) is
                             when "01" => ALUR <= ("00000000" & A) + ("00000000" & B);
   30.
                             when "10" => ALUR <= ("00000000" & A) + ("111111111" & not
   31.
       B) + "0000000000000001";
                             when "11" =>
   32.
   33.
                                     case(B) is
   34.
                                              when x"00"
                                                           => ALUR <=
       std_logic_vector(unsigned(("00000000" & A)) sll 0);
   35.
                                              when x"01"
                                                           => ALUR <=
       std_logic_vector(unsigned(("00000000"
                                             & A)) sll 1);
                                              when x"02"
                                                           => ALUR <=
   36.
                                             & A)) sll 2);
       std_logic_vector(unsigned(("00000000"
   37.
                                              when x"03"
                                                           => ALUR <=
       std_logic_vector(unsigned(("00000000"
                                             & A)) sll 3);
                                              when x"04"
   38.
                                                           => ALUR <=
       std_logic_vector(unsigned(("00000000"
                                             & A)) sll 4);
                                              when x"05"
   39.
                                                           => ALUR <=
       std_logic_vector(unsigned(("00000000"
                                              & A)) sll 5);
                                              when x"06"
   40.
                                                           => ALUR <=
       std_logic_vector(unsigned(("00000000"
                                             & A)) sll 6);
                                              when x"07"
   41.
                                                           => ALUR <=
       std_logic_vector(unsigned(("00000000"
                                              & A)) sll 7);
   42.
                                                           => ALUR <=
                                              when others
       std_logic_vector(unsigned(("00000000" & A)) sll 0);
```

```
43. end case;
44. when others => ALUR <= ("00000000" & B);
45. end case;
46. end process;
47. OUTPUT <= ALUR(7 downto 0);
48. OVERFLOW <= ALUR(8) OR ALUR(9) OR ALUR(10) OR ALUR(11) OR ALUR(12) OR
ALUR(13) OR ALUR(14) OR ALUR(15);
49. end ALU_Behavioral;
```

```
Файл CPU.vhd

    library IEEE;

   use IEEE.STD LOGIC 1164.ALL;
   3.
   4.
   5. entity CPU is
               port( ENTER_OP1 : IN STD_LOGIC;
                              ENTER_OP2 : IN STD_LOGIC;
   7.
   8.
                              CALCULATE : IN STD_LOGIC;
                              RESET : IN STD_LOGIC;
   9.
   10.
                              CLOCK : IN STD LOGIC;
   11.
                              RAM_WR : OUT STD_LOGIC;
                              RAM_ADDR : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
   12.
   13.
                              CONST : OUT STD LOGIC VECTOR(7 DOWNTO 0);
                              ACC WR : OUT STD LOGIC;
   14.
   15.
                              ACC RST : OUT STD LOGIC;
   16.
                              IN_SEL : OUT STD_LOGIC_VECTOR(1 downto 0);
                              OP : OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
   17.
   18. end CPU;
   19.
   20. architecture CPU_arch of CPU is
   21.
   22. type
              STATE_TYPE is (RST, IDLE, LOAD_OP1, LOAD_OP2, RUN_CALC0, RUN_CALC1,
       RUN_CALC2, RUN_CALC3, RUN_CALC4, FINISH);
   23. signal CUR_STATE : STATE_TYPE;
   24. signal NEXT_STATE : STATE_TYPE;
   25.
   26. begin
               SYNC_PROC: process (CLOCK)
   27.
   28.
          begin
   29.
             if (rising_edge(CLOCK)) then
   30.
                 if (RESET = '1') then
   31.
                    CUR_STATE <= RST;
   32.
                else
   33.
                    CUR STATE <= NEXT STATE;
   34.
                end if;
   35.
             end if;
   36.
          end process;
   37.
   38.
   39.
               NEXT STATE DECODE: process (CLOCK, ENTER OP1, ENTER OP2, CALCULATE)
   40.
          begin
   41.
             NEXT_STATE <= CUR_STATE;</pre>
   42.
                      case(CUR_STATE) is
   43.
                              when RST =>
   44.
   45.
                                      NEXT_STATE <= IDLE;</pre>
   46.
                              when IDLE
                                      if (ENTER_OP1 = '1') then
   47.
                                             NEXT_STATE <= LOAD_OP1;</pre>
   48.
   49.
                                      elsif (ENTER_OP2 = '1') then
                                             NEXT STATE <= LOAD OP2;
   50.
```

```
51.
                                    elsif (CALCULATE = '1') then
52.
                                            NEXT_STATE <= RUN_CALCO;</pre>
53.
                                    else
54.
                                            NEXT_STATE <= IDLE;</pre>
                                    end if;
55.
                            when LOAD OP1 =>
56.
                                    NEXT_STATE <= IDLE;</pre>
57.
                            when LOAD OP2 =>
58.
59.
                                    NEXT STATE <= IDLE;</pre>
60.
                            when RUN CALCO =>
61.
                                    NEXT STATE <= RUN CALC1;</pre>
                            when RUN CALC1 =>
62.
63.
                                    NEXT STATE <= RUN CALC2;
64.
                            when RUN CALC2 =>
65.
                                    NEXT_STATE <= RUN_CALC3;</pre>
66.
                            when RUN_CALC3 =>
67.
                                    NEXT_STATE <= RUN_CALC4;</pre>
                            when RUN_CALC4 =>
68.
69.
                                    NEXT_STATE <= FINISH;</pre>
70.
                            when FINISH =>
71.
                                    NEXT_STATE <= FINISH;</pre>
72.
                            when others
                                    NEXT_STATE <= IDLE;</pre>
73.
74.
                    end case;
75.
       end process;
76.
            OUTPUT_DECODE: process (CUR_STATE)
77.
78.
            begin
79.
                    case (CUR STATE) is
                            when RST =>
80.
                                    RAM_WR <= '0';
81.
82.
                                    RAM ADDR <= "00";
                                    CONST <= "00000000";
83.
                                    ACC_WR <= '0';
84.
                                    ACC_RST <= '1'
85.
                                    IN_SEL <= "00";
86.
87.
                                    OP <= "00";
                            when LOAD OP1 =>
88.
89.
                                    RAM_WR <= '1';
                                    RAM_ADDR <= "00";
CONST <= "00000000";
90.
91.
92.
                                    ACC_WR <= '0';
                                    ACC_RST <= '1'
93.
                                    IN SEL <= "00";
94.
95.
                                    OP <= "00";
                            when LOAD_OP2 =>
96.
97.
                                    RAM_WR <= '1';
98.
                                    RAM_ADDR <= "01";</pre>
99.
                                    CONST <= "00000000";
                                    ACC_WR <= '0';
100.
                                    ACC_RST <= '1'
101.
                                    IN_SEL <= "00";
102.
                                    OP <= "00";
103.
104.
                            when RUN_CALC0 =>
                                    RAM_WR <= '0';
105.
                                    RAM_ADDR <= "01";
106.
                                    CONST <= "00000000";
107.
                                    ACC_WR <= '1';
108.
                                    ACC_RST <= '0'
109.
                                    IN_SEL <= "01";
110.
                                    OP <= "00";
111.
112.
                            when RUN CALC1 =>
                                    RAM WR <= '0';
113.
114.
                                    RAM_ADDR <= "00";
                                    CONST <= "00000000";
115.
                                    ACC_WR <= '1';
116.
```

```
ACC_RST <= '0';
117.
                                   IN_SEL <= "01";
118.
                                   OP <= "10";
119.
120.
                           when RUN CALC2 =>
                                   RAM_WR <= '0';
121.
                                   RAM_ADDR <= "00";
122.
                                   CONST <= "00000001";
123.
                                   ACC_WR <= '1';
124.
                                   ACC RST <= '0'
125.
                                   IN_SEL <= "10";
126.
                                   OP <= "11";
127.
                           when RUN CALC3 =>
128.
                                   RAM_WR <= '0';
129.
                                   RAM ADDR <= "00";
130.
                                   CONST <= "00000000";
131.
132.
                                   ACC_WR <= '1';
133.
                                   ACC_RST <= '0';
                                   IN_SEL <= "01";
134.
                                   OP <= "01";
135.
                           when RUN CALC4 =>
136.
137.
                                   RAM_WR <= '0';
                                   RAM_ADDR <= "00";
138.
                                   CONST <= "00001010";
139.
                                   ACC_WR <= '1';
140.
                                   ACC_RST <= '0';
IN_SEL <= "10";
141.
142.
                                   OP <= "01";
143.
144.
                           when IDLE =>
145.
                                   RAM WR <= '0';
                                   RAM_ADDR <= "00";
146.
                                   CONST <= "00000000";
147.
                                   ACC_WR <= '0';
148.
149.
                                   ACC_RST <= '0';
                                   IN_SEL <= "00";
150.
                                   OP <= "00";
151.
                           when others =>
152.
153.
                                   RAM WR <= '0';
                                   RAM_ADDR <= "00";
154.
                                   CONST <= "00000000";
155.
                                   ACC_WR <= '0';
156.
157.
                                   ACC RST <= '0';
                                   IN_SEL <= "00";
158.
                                   OP <= "00";
159.
160.
                   end case;
          end process;
161.
162.
       end CPU_arch;
```

```
Файл MUX.vhd

    library IEEE;

   2. use IEEE.STD_LOGIC_1164.ALL;
   4. entity MUX is
                PORT(
                        SEL: in STD_LOGIC_VECTOR(1 downto 0);
   6.
   7.
                        CONST: in STD_LOGIC_VECTOR(7 downto 0);
   8.
                        --CONST1: in STD_LOGIC_VECTOR()
                        DATA_IN0: in STD_LOGIC_VECTOR(7 downto 0);
DATA_IN1: in STD_LOGIC_VECTOR(7 downto 0);
   9.
   10.
                        OUTPUT: out STD_LOGIC_VECTOR(7 downto 0)
   11.
   12.
   13. end MUX;
   15. architecture Behavioral of MUX is
   16. begin
```

```
17.
           process (SEL, DATA_IN0, DATA_IN1, CONST)
18.
           begin
                   if (SEL = "00") then
19.
                          OUTPUT <= DATA IN0;
20.
                   elsif (SEL = "01") then
21.
                           OUTPUT <= DATA_IN1;
22.
23.
                   else
24.
                           OUTPUT <= CONST;
25.
                   end if;
26.
           end process;
27. end Behavioral;
```

```
Файл RAM.vhd

    library IEEE;

   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC STD.ALL;
   use IEEE.STD_LOGIC_UNSIGNED.ALL;
   5.
   6.
   7. entity RAM is
   8.
              port(
                             WR : IN STD_LOGIC;
   9.
                             ADDR : IN STD LOGIC VECTOR(1 DOWNTO 0);
   10.
                             DATA : IN STD LOGIC VECTOR(7 DOWNTO 0);
   11.
   12.
                             CLOCK: IN STD LOGIC;
   13.
                             OUTPUT : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
   14.
                             );
   15. end RAM;
   17. architecture RAM_arch of RAM is
              type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR(7 downto 0);
   18.
   19.
              signal UNIT : ram_type;
   20.
   21. begin
              process(ADDR, CLOCK, UNIT)
   22.
   23.
               begin
   24.
                      if(rising_edge(CLOCK)) then
                             if (WR = '1') then
   25.
                                    UNIT(conv_integer(ADDR)) <= DATA;</pre>
   26.
                             end if;
   27.
   28.
                      end if;
   29.
                      OUTPUT <= UNIT(conv_integer(ADDR));
   30.
              end process;
   31. end RAM arch;
```

```
Файл SEG DECODER.vhd

    library IEEE;

   2. use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.STD_LOGIC_ARITH.ALL;
   use IEEE.STD_LOGIC_UNSIGNED.ALL;
   5.
   6.
   7. entity SEG_DECODER is
   8.
              port( CLOCK : IN STD_LOGIC;
   9.
                            RESET : IN STD_LOGIC;
   10.
                            ACC_DATA_OUT_BUS : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
   11.
                            COMM ONES
                                                        : OUT STD_LOGIC;
```

```
12.
                          COMM DECS
                                                 : OUT STD_LOGIC;
                                          : OUT STD_LOGIC;
13.
                          COMM_HUNDREDS
                                  : OUT STD_LOGIC;
14.
                          SEG_A
15.
                          SEG B
                                   : OUT STD LOGIC;
                          SEG_C
                                  : OUT STD_LOGIC;
16.
17.
                          SEG D
                                   : OUT STD_LOGIC;
18.
                          SEG_E
                                  : OUT STD_LOGIC;
19.
                          SEG F
                                  : OUT STD_LOGIC;
20.
                                   : OUT STD LOGIC;
                          SEG G
                                          : OUT STD LOGIC);
21.
                          DΡ
22. end SEG_DECODER;
24. architecture Behavioral of SEG DECODER is
           signal ONES_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
26.
27.
           signal DECS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0001";
28.
           signal HONDREDS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
29.
30. begin
           BIN_TO_BCD : process (ACC_DATA_OUT_BUS)
31.
           variable hex_src : STD_LOGIC_VECTOR(7 downto 0) ;
33.
            variable bcd
                            : STD_LOGIC_VECTOR(11 downto 0);
34.
       begin
                            := (others => '0');
35.
           bcd
                            := ACC_DATA_OUT_BUS;
36.
           hex src
37.
            for i in hex_src'range loop
38.
39.
                if bcd(3 downto 0) > "0100" then
                    bcd(3 downto 0) := bcd(3 downto 0) + "0011" ;
40.
41.
                end if;
                if bcd(7 downto 4) > "0100" then
42.
43.
                    bcd(7 downto 4) := bcd(7 downto 4) + "0011" ;
44.
                end if;
                if bcd(11 downto 8) > "0100" then
45.
                    bcd(11 downto 8) := bcd(11 downto 8) + "0011" ;
46.
47.
                end if;
48.
49.
                bcd := bcd(10 downto 0) & hex_src(hex_src'left) ; -- shift bcd + 1
   new entry
50.
                hex_src := hex_src(hex_src'left - 1 downto hex_src'right) & '0'; --
   shift src + pad with 0
51.
           end loop;
52.
53.
           HONDREDS BUS
                               <= bcd (11 downto 8);
                            <= bcd (7 downto 4);
54.
            DECS BUS
55.
            ONES_BUS
                           <= bcd (3 downto 0);
56.
57.
       end process BIN_TO_BCD;
58.
59.
            INDICATE : process(CLOCK)
60.
                  type DIGIT_TYPE is (ONES, DECS, HUNDREDS);
61.
62.
                  variable CUR DIGIT
                                          : DIGIT TYPE := ONES;
                  variable DIGIT_VAL
                                           : STD_LOGIC_VECTOR(3 downto 0) := "0000";
63.
                  variable DIGIT_CTRL
                                           : STD_LOGIC_VECTOR(6 downto 0) :=
   "0000000";
                  variable COMMONS_CTRL : STD_LOGIC_VECTOR(2 downto 0) := "000";
65.
66.
67.
                  begin
68.
                          if (rising_edge(CLOCK)) then
69.
                                  if(RESET = '0') then
70.
                                         case CUR DIGIT is
71.
                                                 when ONES =>
                                                          DIGIT_VAL := ONES_BUS;
72.
73.
                                                          CUR DIGIT := DECS;
74.
                                                          COMMONS CTRL := "001"
```

```
75.
                                                   when DECS =>
76.
                                                             DIGIT_VAL := DECS_BUS;
                                                             CUR_DIGIT := HUNDREDS;
77.
78.
                                                             COMMONS_CTRL := "010";
79.
                                                   when HUNDREDS =>
80.
                                                             DIGIT_VAL := HONDREDS_BUS;
                                                             CUR_DIGIT := ONES;
81.
                                                             COMMONS_CTRL := "100";
82.
83.
                                                   when others =>
                                                             DIGIT_VAL := ONES_BUS;
84
                                                             CUR DIGIT := ONES;
85.
                                                             COMMONS CTRL := "000";
86.
87.
                                           end case;
88.
89.
                                           case DIGIT_VAL is
                                                                             --abcdefg
90.
                                                   when "0000" => DIGIT_CTRL :=
    "1111110";
                                                   when "0001" => DIGIT_CTRL :=
91.
   "0110000";
                                                   when "0010" => DIGIT_CTRL :=
    "1101101";
                                                   when "0011" => DIGIT_CTRL :=
    "1111001";
                                                   when "0100" => DIGIT_CTRL :=
   "0110011";
                                                   when "0101" => DIGIT_CTRL :=
   "1011011";
96.
"1011111";
                                                   when "0110" => DIGIT_CTRL :=
97.
"1110000";
                                                   when "0111" => DIGIT_CTRL :=
98.
                                                   when "1000" => DIGIT_CTRL :=
   "1111111";
99.
                                                   when "1001" => DIGIT_CTRL :=
   "1111011";
100.
"0000000";
                                                   when others => DIGIT_CTRL :=
101.
                                           end case;
102.
                                   else
103.
                                           DIGIT_VAL := ONES_BUS;
104.
                                           CUR DIGIT := ONES;
                                           COMMONS_CTRL := "000";
105.
106.
                                   end if;
107.
                                   COMM ONES
                                                     <= not COMMONS CTRL(0);</pre>
108.
109.
                                   COMM DECS
                                                     <= not COMMONS_CTRL(1);</pre>
                                   COMM_HUNDREDS <= not COMMONS_CTRL(2);</pre>
110.
111.
                                   SEG_A <= not DIGIT_CTRL(6);</pre>
112.
                                   SEG_B <= not DIGIT_CTRL(5);</pre>
113.
                                   SEG_C <= not DIGIT_CTRL(4);</pre>
114.
                                   SEG_D <= not DIGIT_CTRL(3);</pre>
115.
                                   SEG_E <= not DIGIT_CTRL(2);</pre>
116.
117.
                                   SEG_F <= not DIGIT_CTRL(1);</pre>
118.
                                   SEG_G <= not DIGIT_CTRL(0);</pre>
119.
                                           <= '1';
120.
121.
                           end if;
122.
            end process INDICATE;
123.
        end Behavioral;
124.
```




Рис. 2 – Часова діаграма АСС




Рис. 3 – Часова діаграма ALU






Рис. 4 – Часова діаграма МИХ



Рис. 5 – Часова діаграма RAM



Puc 6. – Часова діграма SEG DECODER



Puc 7. – Часова діграма TopLevel

```
Файл TopLevelTest.vhd

    LIBRARY ieee;

   2. USE ieee.std_logic_1164.ALL;
   USE ieee.numeric_std.ALL;
   4. LIBRARY UNISIM;
   USE UNISIM.Vcomponents.ALL;
   ENTITY TopLevel_TopLevel_sch_tb IS
   7.
       END TopLevel_TopLevel_sch_tb;
       ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS
   9.
   10.
          COMPONENT TopLevel
          PORT( CLOCK:
                              IN
                                      STD_LOGIC;
   11.
   12.
                 RESET
                                             STD_LOGIC;
                                             STD_LOGIC;
                 ENTER_OP1
   13.
                                     IN
   14.
                 ENTER_OP2
                                      IN
                                             STD_LOGIC;
                                             STD_LOGIC;
STD_LOGIC_VECTOR (7 DOWNTO 0);
   15.
                 CALCULATE
                                      IN
                 DATA_IN
   16.
                                      ΙN
   17.
                 COMMON_0_OUT
                                             OUT
                                                     STD_LOGIC;
                 COMMON_1_OUT
                                                     STD_LOGIC;
   18.
                                             OUT
   19.
                 COMMON_2_OUT
                                             OUT
                                                     STD LOGIC;
                               TEST: OUT STD LOGIC VECTOR(7 downto 0);
   20.
                                             STD_LOGIC;
                 A_OUT
                                     OUT
   21.
                                             STD_LOGIC;
   22.
                 B_OUT
                                      OUT
                 C OUT
                                      OUT
                                             STD_LOGIC;
   23.
                                             STD LOGIC;
   24.
                 D OUT
                                      OUT
                                             STD_LOGIC;
                 E_OUT
   25.
                                     OUT
                 F_OUT
                                             STD_LOGIC;
                                     OUT
   26.
   27.
                 G_OUT
                                     OUT
                                             STD_LOGIC;
   28.
                 DP_OUT
                                     OUT
                                             STD_LOGIC;
```

```
29.
                           RAMOUT: OUT STD_LOGIC_VECTOR(7 downto 0);
                           ALUOUT: OUT STD_LOGIC_VECTOR(7 downto 0);
30.
                           RAMA: OUT STD_LOGIC_VECTOR(1 downto 0);
31.
                           RAMWR: OUT STD LOGIC;
32.
33.
              OVERFLOW
                                 OUT
                                         STD_LOGIC);
      END COMPONENT;
34.
35.
36.
      SIGNAL CLOCK
                                  STD_LOGIC := '0';
37.
      SIGNAL RESET
                                  STD LOGIC;
      SIGNAL ENTER OP1
                                 STD LOGIC;
38.
39.
      SIGNAL ENTER OP2
                                 STD LOGIC;
40.
      SIGNAL CALCULATE
                                  STD LOGIC;
41.
      SIGNAL DATA IN
                                  STD LOGIC VECTOR (7 DOWNTO 0);
42.
      SIGNAL COMMON 0 OUT
                                         STD LOGIC;
43.
      SIGNAL COMMON_1_OUT
                                         STD_LOGIC;
44.
      SIGNAL COMMON_2_OUT
                                         STD_LOGIC;
45.
      SIGNAL A_OUT
                                 STD_LOGIC;
      SIGNAL B_OUT
46.
                                 STD_LOGIC;
      SIGNAL C_OUT
                                 STD_LOGIC;
47.
48.
      SIGNAL D OUT
                                 STD LOGIC;
                          :
49.
      SIGNAL E_OUT
                                 STD_LOGIC;
50.
      SIGNAL F_OUT
                                 STD_LOGIC;
      SIGNAL G_OUT
51.
                                 STD_LOGIC;
52.
      SIGNAL DP OUT
                                 STD_LOGIC;
      SIGNAL OVERFLOW
                                 STD LOGIC;
53.
                          :
           SIGNAL TEST: STD_LOGIC_VECTOR(7 downto 0);
54.
           SIGNAL TEST2: STD_LOGIC_VECTOR(7 downto 0);
55.
           signal RAMOUT: STD_LOGIC_VECTOR(7 downto 0);
56.
           signal ALUOUT: STD LOGIC VECTOR(7 downto 0);
57.
58.
           signal RAMA: STD_LOGIC_VECTOR(1 downto 0);
59.
           signal RAMWR: STD_LOGIC;
60.
61. --
           constant CLOCK_period : time := 166ns;
62.
           constant CLKP: time := 12ms;--24ms;
63.
64. BEGIN
66.
      UUT: TopLevel PORT MAP(
                  CLOCK => CLOCK,
67.
68.
                  RESET => RESET,
69.
                  ENTER OP1 => ENTER OP1,
                  ENTER_OP2 => ENTER_OP2,
70.
71.
                  CALCULATE => CALCULATE,
                  DATA IN => DATA_IN,
72.
                  COMMON 0 OUT => COMMON 0 OUT,
73.
74.
                  COMMON_1_OUT => COMMON_1_OUT,
75.
                  COMMON_2_OUT => COMMON_2_OUT,
76.
                  A_OUT => A_OUT,
                  B_OUT => B_OUT,
77.
78.
                  C_OUT => C_OUT,
                  D_OUT => D_OUT,
79.
                  E_OUT => E_OUT,
80.
                  F OUT => F OUT,
81.
82.
                  G_OUT => G_OUT,
83.
                  DP_OUT => DP_OUT,
                  OVERFLOW => OVERFLOW,
84.
85.
                  TEST => TEST,
86.
                  RAMOUT => RAMOUT,
                  ALUOUT => ALUOUT,
87.
                  RAMA => RAMA,
88.
89.
                  RAMWR => RAMWR
90.
      );
91.
92.
           CLOCK_process: process
      begin
93.
94.
                  CLOCK <= '0';
```

```
95.
                    wait for 83ns;
96.
                    CLOCK <= '1';
                    wait for 83ns;
97.
98.
      end process;
99.
        -- *** Test Bench - User Defined Section ***
100.
101.
           tb : PROCESS
102.
           BEGIN
103.
                    lp1: for i in 2 to 2 loop
                            1p2: for j in 4 to 4 loop
104.
                                    TEST2 <= std_logic_vector((to_signed(j - i, 8) sll</pre>
105.
    1) + i + 10);
106.
                                    ENTER OP1 <= '1';
                                    ENTER_OP2 <= '1';</pre>
107.
                                    CALCULATE <= '1';
108.
109.
                                    DATA_IN <= (others => '0');
                                    RESET <= '0';
110.
                                    wait for CLKP;
111.
                                    RESET <= '1';
112.
                                    wait for CLKP;
113.
114.
                                    DATA_IN <= std_logic_vector(to_unsigned(i, 8)); -- A</pre>
115.
                                    ENTER_OP1 <= '0';</pre>
116.
                                    wait for CLKP;
117.
                                    ENTER_OP1 <= '1';</pre>
118.
                                    wait for CLKP;
                                    DATA_IN <= std_logic_vector(to_unsigned(j, 8)); -- B</pre>
119.
                                    ENTER_OP2 <= '0';</pre>
120.
                                    wait for CLKP;
121.
                                    ENTER OP2 <= '1';
122.
                                    wait for CLKP;
CALCULATE <= '0'; -- START CALCULATION</pre>
123.
124.
125.
                                    wait for CLKP* 7;
126.
                                    assert TEST = TEST2 severity FAILURE;
127.
                                    wait for CLKP;
                            end loop;
128.
129.
                    end loop;
130.
131.
              WAIT; -- will wait forever
           END PROCESS;
132.
        -- *** End Test Bench - User Defined Section ***
133.
134.
        END;
135.
```




Рис.8 – 7-сегментний індикатор




Рис.9 – Успішна прошивка

Висновок: Виконуючи дану лабораторну роботу я навчився реалізовувати цифровий автомат для обчислення значення виразів використовуючи засоби VHDL.