Questão 1

A)



B)



Questão 2

q2.v

```
1   module q2
2       (output wire Z,
3       input wire A, B, C, D);
4
5       wire E;
6       wire F;
7
8       assign #10 E = (A & B & C) | D;
9       assign #10 F = (A ~& (B ~| C));
10      assign #7 Z = E^~F;
11
12  endmodule
```

Questão 3

A)

q3_letraA.v

```
1   module MUX_4_to_1
2       (output wire F,
3       input wire A, B, C, D);
4
5       assign #10 F = (C == 0 && D == 0) ? ~A :
6                      (C == 0 && D == 1) ? B :
7                      (C == 1 && D == 0) ? ~B :
8                      (C == 1 && D == 1) ? 0 :
9                      1'bX;
10  endmodule
```

B)

q3_letraB.v

```
module MUX_4_to_1_IF_ELSE
    (output reg F,
    input wire A, B, C, D);

    always @ (A, B, C, D)
        begin
            if (C == 0 && D == 0)
                #10 F = ~A;
            else if (C == 0 && D == 1)
                #10 F = B;
            else if (C == 1 && D == 0)
                #10 F = ~B;
            else if (C == 1 && D == 1)
                #10 F = 1'b0;
            else
                #10 F = 1'bX;
        end

endmodule
```

Questão 4

A)

q4_letraA_modulo1.v

```
module module_1
    (output reg A,
    input wire B1, B2, B3,
    input wire [2:0] C);

    always @ (A, B1, B2, B3, C)
        begin
            if (C == 1)
                A = B1;
            else if (C == 2)
                A = B2;
            else if (C == 3)
                A = B3;
            else
                A = 1'b0;
        end

endmodule
```

q4_letraA_modulo2.v

```
module module_2
    (output reg A,
    input wire B1, B2, B3,
    input wire [2:0] C);

    always @ (B1, B2, B3, C)
        begin
            case ( {C} )
                1 : A = B1;
                2 : A = B2;
                3 : A = B3;
                default : A = 1'b0;
            endcase
        end

endmodule
```

B)



Questão 5

A)



B)



C)

q5_letraC.v

```
1   module comparador_4_bits
2       (output wire G, E, L,
3       input wire [3:0] A, B);
4
5       assign G = (A > B);
6       assign E = (A == B);
7       assign L = (A < B);
8   endmodule
```

D)

q5_letraD.v

```
1   `include "q5_letraC.v"
2   module comparador_8_bits
3       (output wire G, L, E,
4       input wire [7:0] A, B);
5
6       wire [3:0] a1, a2, b1, b2;
7       wire E1, E2, G1, G2, L1, L2;
8
9       assign a1 = {A[3:0]};
10      assign a2 = {A[7:4]};
11      assign b1 = {B[3:0]};
12      assign b2 = {B[7:4]};
13
14      comparador_4_bits LSB(G1, E1, L1, a1, b1);
15      comparador_4_bits MSB(G2, E2, L2, a2, b2);
16
17      assign E = (E1 && E2);
18      assign L = (L2 || (L1 && E2));
19      assign G = (~L && ~E);
20  endmodule
```

E)

q5_letraE_tb.v

```
1   `timescale 1ns/1ps
2   `include "q5_letraD.v"
3
4   module comparador_8_bits_tb();
5
6       reg [7:0] A_TB, B_TB;
7       wire G_TB, E_TB, L_TB;
8
9       comparador_8_bits UUT(.A(A_TB), .B(B_TB), .G(G_TB), .L(L_TB), .E(E_TB));
10
11      initial
12          begin
13              $dumpfile("q5_letraE_tb.vcd");
14              $dumpvars(0,comparador_8_bits_tb);
15
16                  A_TB=8'b01000000; B_TB=8'b01000000;
17              #10 A_TB=8'b01000001; B_TB=8'b01000000;
18              #10 A_TB=8'b01000000; B_TB=8'b01000001;
19              #10;
20          end
21  endmodule
```