

# Questão 1





CS Digitalizado com CamScanner


#### Questão 2

#### Questão 3

A)

## Questão 4


A)



CS Digitalizado com CamScanner

### Questão 5

A)



```
6
                         Comparador
                                           8 bits
SV
                                                             A< BOUT
                                                  AKBIN
           AKBIN
                                                             A . BOUT
                                                  A=BIN
           A=BIN
                                                              A>BOTT
                                                  A>BIN
           A>BIN
                                        A4.
                                                  Ao
           AO
                                                  80
A1
B1
                                        84
85
86
86
87
87
          80
AJ
BJ
 BO
 BJ.
                                                  -AZ
AZ
          A2
B2 A3 B3
                                                  B2
A3
          82
A3
                                                   B3
           33
                                                 Bits mais
         Bits Menos
                                                     5 19 refrantes
              Significantes
```

C)

```
1     module comparador_4_bits
2         (output wire G, E, L,
3          input wire [3:0] A, B);
4
5          assign G = (A > B);
6          assign E = (A == B);
7          assign L = (A < B);
8     endmodule</pre>
```

D)

```
g5_letraD.v

include "q5_letraC.v"

module comparador_8_bits

(output wire G, L, E,
input wire [7:0] A, B);

wire [3:0] a1, a2, b1, b2;
wire E1, E2, G1, G2, L1, L2;

assign a1 = {A[3:0]};
assign a2 = {A[7:4]};
assign b1 = {B[3:0]};
assign b2 = {B[7:4]};

comparador_4_bits LSB(G1, E1, L1, a1, b1);
comparador_4_bits MSB(G2, E2, L2, a2, b2);

assign E = (E1 && E2);
assign E = (L2 || (L1 && E2));
assign G = (~L && ~E);
endmodule

include "q5_letraC.v"

assign E1, E2, E3, E3,

include "q5_letraC.v"

assign B2, E4, E5,

endmodule

include "q5_letraC.v"

assign E1, E2, E3,

include "q5_letraC.v"

assign E2, E3, E3,

include "q5_letraC.v"

assign E3, E4, E3,

include "q5_letraC.v"

assign E3, E4, E5,

include "q5_letraC.v"

assign E3, E4, E4, E4,

include "q5_letraC.v"

assign E3, E4,

include "q5_letraC.v
```

E)

```
Fq5_letraE_tbv

1    `timescale 1ns/1ps
2    `include "q5_letraD.v"
3

4    module comparador_8_bits_tb();

5    reg [7:0] A_TB, B_TB;
   wire G_TB, E_TB, L_TB;

8    comparador_8_bits UUT(.A(A_TB), .B(B_TB), .G(G_TB), .L(L_TB), .E(E_TB));

10

11   initial
12    begin
13    $dumpfile("q5_letraE_tb.vcd");
14    $dumpvars(0,comparador_8_bits_tb);

15

16    A_TB=8'b01000000; B_TB=8'b01000000;
17    #10 A_TB=8'b01000000; B_TB=8'b01000000;
18    #10 A_TB=8'b01000000; B_TB=8'b010000001;
19    #10;
20   end
21   endmodule
```

