

(二)


1.~3.

```

UC Berkeley, ABC 1.01 (compiled Sep 11 2023 02:15:39)
===== Command history =====
show_bdd
readd lsv/pal/mul.blif
source -s abc.rc
read lsv/pal/mul.blif
print_stats
strash
show
collapse
show_bdd -g
clear
=====
abc 01> read lsv/pal/mul.blif
Hierarchy reader flattened 2 instances of logic boxes and left 0 black boxes.
abc 02> print_stats
mul          : i/o =   4/   4 lat =   0 nd =   8 edge =   16 cube =   10 lev = 3
abc 02> show
abc 02> sh: 1: gv: not found
abc 02> |
    
```

Network structure visualized by ABC
Benchmark "mul". Time was Wed Sep 13 14:16:33 2023.

The network contains 8 logic nodes and 0 latches.



4.~5.


```
=====
abc 01> read lsv/pa1/mul.blif
Hierarchy reader flattened 2 instances of logic boxes and left 0 black boxes.
abc 02> print_stats
mul          : i/o =   4/   4  lat =   0  nd =   8  edge =   16  cube =   10  lev =  3
abc 02> show
abc 02> sh: 1: gv: not found

abc 02> strash
abc 03> show
abc 03> sh: 1: gv: not found

abc 03> |
```

Network structure visualized by ABC
Benchmark "mul". Time was Wed Sep 13 14:19:18 2023.

The network contains 12 logic nodes and 0 latches.




6.~7.

```
abc 03> show
abc 03> sh: 1: gv: not found

abc 03> collapse
abc 04> show_bdd -g
abc 04> sh: 1: gv: not found

abc 04> |
```




(三)

(a)

(1)


Network structure visualized by ABC
Benchmark "mul". Time was Wed Sep 13 14:24:48 2023.

The network contains 8 logic nodes and 0 latches.



Network structure visualized by ABC
Benchmark "mul". Time was Wed Sep 13 14:27:11 2023.

The network contains 12 logic nodes and 0 latches.



```
=====
abc 01> read lsv/pa1/mul.blif
Hierarchy reader flattened 2 instances of logic boxes and left 0 black boxes.
abc 02> print_stats
mul                               : i/o =   4/   4  lat =   0  nd =   8  edge =   16  cube =   10  lev =  3
abc 02> aig
abc 02> print_stats
mul                               : i/o =   4/   4  lat =   0  nd =   8  edge =   16  aig =   12  lev =  3
abc 02> show
abc 02> sh: 1: gv: not found


abc 02> strash
abc 03> print_stats
mul                               : i/o =   4/   4  lat =   0  and =   12  lev =  4
abc 03> show
abc 03> sh: 1: gv: not found


abc 03> aig
Error: Converting to AIG is possible only for logic networks.
abc 03> |
```

Find:

剛 aig 完的時候，show 的結果不會改變，但 print_stats 會出現差異。代表實際上是同一種資料架構(LN)，但預設功能不同，故顯示資料時給出資訊會不同。另外，Strash 後 show 的結果會變成真正的 AIG，不能直接 aig 化。

(2)





```

abc 03> read lsv/pai/mul.blif
Hierarchy reader flattened 2 instances of logic boxes and left 0 black boxes.
abc 04> print_stats
mul                               : i/o = 4/ 4 lat = 0 nd = 8 edge = 16 cube = 10 lev = 3
abc 04> bdd
abc 04> print_stats
mul                               : i/o = 4/ 4 lat = 0 nd = 8 edge = 16 bdd = 16 lev = 3
abc 04> show_bdd -g
abc 04> sh: 1: gv: not found

abc 04> collapse
abc 05> print_stats
mul                               : i/o = 4/ 4 lat = 0 nd = 4 edge = 14 bdd = 14 lev = 1
abc 05> show_bdd -g
abc 05> sh: 1: gv: not found

abc 05> bdd
abc 05> print_stats
mul                               : i/o = 4/ 4 lat = 0 nd = 4 edge = 14 bdd = 14 lev = 1
abc 05> aig
abc 05> bdd
abc 05> print_stats
mul                               : i/o = 4/ 4 lat = 0 nd = 4 edge = 14 bdd = 14 lev = 1
abc 05> |

```

Find:

可以看到，這次的 `show_bdd -g` 結果相同，而且還可以轉回去。

而從 `print_stats` 的結果可以發現，`collapse` 後 `bdd` 計數下降了，代表有實際去做了 BDD 圖的縮減，而這代表了邏輯簡化，因此哪怕 `aig` 再 `bdd`，也無法再次得到 `bdd=16` 的狀態了。

另外，雖然 `show_bdd` 的結果相同，但號碼不同，這也能代表說這些自己生成的 `bdd node`，本身並不是相同的。而是有重新計算並化簡得到的結果。

sop

```

@PC 01> |
WHL
@PC 01> bLJUL-2f9f2
@PC 01> z0b
WHL
@PC 01> bLJUL-2f9f2
@PC 03> c0ff9b26
@PC 03>
WHL
@PC 03> bLJUL-2f9f2
@PC 05> 2f9f2p
WHL
@PC 05> bLJUL-2f9f2
HJELJULJUL 269f2 2f9f269f2 2 2f9f269f2 0f 269f2 269f2 269f2 269f2
@PC 01> 269f2 269f2\WHL\2f9f2
=====

```

The network contains 4 logic nodes and 0 latches.

