

# **DAY 51 – 100 DAYS VERIFICATION CHALLENGE**

## **Topic: APB Protocol**

### **DAY 51 CHALLENGE:**


1. Describe various input & output ports of APB protocol?
2. What are the phases of APB protocol?
3. How does APB work?
4. Why does APB not have any *wait* states?
5. How does APB handle accesses that are not 32 bits?
6. What are applications of APB?
7. What are operating frequencies of APB?
8. What is an APB bridge?
9. What are APB peripherals?
10. What is APB prescaler?
11. What is APB UART?
12. Which devices are connected to APB?
13. What is strobe in APB?

# AMBA PROTOCOL, EVOLUTION & APB 2/3/4 PROTOCOL CONCEPT

## PART 1:- OVERVIEW

- APB is the possible first AMBA PROTOCOL that was released by ARM.
- Outline:
  - Evolution OF AMBA
  - Various AMBA PROTOCOL - high level difference
  - APB Protocol Concepts.

## EVOLUTION OF AMBA:-




- So they add certain announcement to the protocol specification like (APB, APB2, APB3 etc) meeting certain design specification, requirement coz when time changes design requirements is changes.
- Initially in soc designs, AHB (Advanced High performance BUS) used for High Bandwidth interconnect &
- APB (Advanced Peripheral BUS) for low Bandwidth peripheral interconnect.
- APB look like a single master to multiple slave.
- With increasing number of functional blocks (IP) integrating into soc design, the shared BUS protocol started hitting limitation & then in 2003 AMBA3 introduced a new point to point connectivity protocol - AXI (Advanced Extensible interface).
- Later in 2010, enhanced version AXI4 was introduced.



# Topic : APB PROTOCOL

Soln ① Describe Various Input & Output ports OF APB protocol?



-: APB Interface Architecture

## : APB Interface Signals:-

Signals	Source	Description
1. PCLK	Clock Source	• Generally System clock is directly connected to this.
2. PRESETn	System bus equivalent	• Reset, The APB reset signal is Active low Asynchronous Reset.
3. PADDR	APB Bridge	• Addresses bus from master to slave, can be up to 32 bit wide.
4. PWDATA	APB Bridge	• Write data bus from master to slave, 32 bit wide.
5. PRDATA	APB Bridge	• Read data bus from slave to master, 32 bit wide.
6. PSELx	APB Bridge	• Slave Select signal, there will be one PSEL signal for each slave connected to master. If master is connected to 'n' number of slaves, PSELn is the maximum number of signals present in sys. eg: (PSEL0, PSEL1, PSEL2, ..., PSELn).
7. PENABLE	APB Bridge	• APB ENABLE signal, indicates the start & subsequent cycles to transfer. When PENABLE is asserted, the access phase in the transfer starts.
8. PWRITE	APB Bridge	• Direction, when 1, write access else read access. means indicates write when High, READ when Low.
9. PREADY	Slave interface	• Ready signal, slave used this signal to extend an APB transaction.



PSLVERR

PSTRB

APB Bridge

- its used by the slave to indicate in the transfer . i.e . whenever slave is not ready to complete the transaction , it will request the master from some time by asserting the PREADY.

write strobe , one write strobe bit for each 8-bit or 1 byte of the write data bus . write strobes must not be active during read transfer.

Q17) What are the phases of APB Protocol ?

∴ In APB, There are two phases,

- ① Setup phase
- ② Access phase

- The Access phase is indicated by assertion of PENABLE signal.

1) IDLE phase:

- Idle is a default state for the APB interface . if there is no transfer happening then it will remain in that Idle state.

2) Setup phase:

- When a transfer is requested the bus moves into Setup state , where the appropriate select signals PSELx is asserted.
- Bus only remains in the Setup state for one CLK cycle & always moves to Access state on the next rising edge of the CLK.

- Address , write , select & write data signals must remain stable during the transition from Setup to Access state.

3) Access phase:

- The enable signal , PENABLE is asserted in Access state.
- Now exit from the Access state is controlled by the slave.



Sol<sup>n</sup> ④ why does APB not have any wait states?

- Its totally depends on the APB slave functionality or implementation. If there is no reason that prevents the data from being written into the designated area.
- PREADY - its used by the slave to include wait state in the transfer. i.e whenever slave is not ready to complete the transaction, it will request the master for some time by de-asserting the PREADY. That's why the APB slave doesn't have to insert wait states.

Sol<sup>n</sup> ⑤ How does APB handle access that are 32 bits?

- The bridge should simply pass the entire 32-bit data bus through the bridge.
- please note that, when transfer less than 32 bits are performed to an APB slave it is important to ensure that the peripheral is located on the appropriate bits of the APB data bus.

Sol<sup>n</sup> ⑥ What are applications of APB?

- APB is widely used in embedded system for connecting peripherals such as GPIO, timers, UART & other low speed devices.
- Accessing the programmable control registers of peripheral devices.
- Connected to low-bandwidth peripherals.
- The APB, on the other hand, focuses on efficient & low bandwidth connectivity between peripherals & slower devices such as timers.
- It can be utilized for communication interfaces like I2C & SPI that operate at relatively lower speeds compared to high speed buses.



Sol<sup>n</sup> ① what are **Operating frequencies of APB?**

- APB Supports 32 bit and 66MHz signal frequency but it is not mandatory depends on requirements designer can vary the frequency.

Sol<sup>n</sup> ② what is an **APB bridge?**

- The AHB to APB bridge is an AHB slave, providing an interface b/w the high speed AHB & the low-power APB.
- Read & write transfer on the AHB are converted into equivalent transfer on the APB.
- As an APB not pipeline then wait states are added during transfer to & from the APB when the AHB is required to wait for the APB. Its required to Bridge the Communication gap b/w low Bandwidth peripherals on APB with the high Bandwidth ARM processor or other high-speed device on AHB.

Sol<sup>n</sup> ③ what are **APB peripherals?**

- On-chip storage
- Storage drivers
- Soc processors
- DMA sensors.

Sol<sup>n</sup> ④ what is **APB Prescaler?**

- APB Timer module is 16-bit down counter with a selectable prescaler. prescale values of 1, 32 & 256 can be selected.
- The prescaler extends the timer's range at the expense of precision. The timer provides two modes of operation that provide a free running value & also periodic interrupts.
- The APB prescaler typically consists of a clk divider, a delay element & control logic.



Sol<sup>n</sup> ⑪ what is APB UART?

- APB UART is a Simple Universal Asynchronous Receiver / Transmitter that support 8-bit Asynchronous serial communication without parity & fixed at one stop bit. The baud rate is fixed at 19200.
- UART also use two Afs as buffers for both send & receive data. If the receive data (FIFO) is empty & a read request is sent the UART will drive READY low & wait for data before continuing.
- If the transfer FIFO becomes full the UART will also drive READY low & wait for the FIFO to become not full before continuing.

Sol<sup>n</sup> ⑫ what devices are connected to APB?

- APB is low Bandwidth & low performance bus. So the component requiring lower Bandwidth like the peripheral devices UART, keypad, Timer & PIO device are connected to APB.
- The Bridge connects the high performance AHB & ASB bus to the APB bus, so for APB the Bridge acts as the master & all the devices connected on the APB bus act as slave.


Sol<sup>n</sup> ⑬ what is Strobe in APB?

- A specific timing signal, called a "Strobe", is used to indicate a valid timing window for data or control signal.
- Each strobe is often a single clock cycle - wide pulse that marks the specific time when a signal is valid.
- In APB the Strobe signal indicates whether the transfer in transaction is valid or not by using PSTRB signal.
- 1 PSTRB signal is 1 then the transfer is valid else its invalid transfer.




### Ques:3 How does APB work?

#### WRITE Transfer – With Wait State



- i. During the ACCESS Phase, when PENABLE is high, the slave extends the transfer by driving PREADY low.
- ii. The PADDR, PWRITE, PSEL, PENABLE, PWDATA, PSTRB, PPROT signals should remain unchanged while PREADY is low.
- iii. PREADY can take any value when PENABLE is low.


#### WRITE Transfer – Without Wait States



- i. At T1, a write transfer with address PADDR, PWDATA, PWRITE and PSEL starts.
- ii. They will be registered at the next rising edge of PCLK, T2.
- iii. This is Setup Phase of Transfer.
- iv. After T2, PENABLE and PREADY are registered at the rising edge of PCLK.
- v. When asserted, PENABLE indicates starting of ACCESS Phase.
- vi. When asserted, PREADY indicates that slave can complete the transfer at the next rising edge of PCLK.
- vii. PADDR, PDATA and control signals all should remain valid till the transfer completes at T3.
- viii. PENABLE signal will be de-asserted at the end of transfer.



## ERROR Response




Whenever there is a problem in the transfer, Slave indicates the error response for the transfer by asserting the PSLVERR signal. PSLVERR is only considered valid during the last cycle of an APB transfer, when PSEL, PENABLE and PREADY are all HIGH. It is recommended, but not mandatory that you drive PSLVERR low when it is not being sampled.

Transactions that receive an error response, might or might not have changed the state of peripheral. For example, If APB master performs a write transaction to an APB slave and received an error response, it is not guaranteed that the data is not written on the slave peripheral.




## READ Transfer - Without Wait States



- i. At T1, a READ transfer with address PADDR, PWRITE and PSEL starts.
- ii. They will be registered at rising edge of PCLK.
- iii. This is SETUP Phase of the transfer.
- iv. After T2, PENABLE and PREADY are registered at the rising edge of PCLK.
- v. When asserted, PENABLE indicates the starting of ACCESS phase.
- vi. When asserted, PREADY indicates that slave can complete the transfer at next rising edge of PCLK by providing the data on PRDATA.
- vii. Slave must provide the data before the end of read transfer. i.e. before T3.

## READ Transfer - With Wait States



- i. During the ACCESS Phase, when PENABLE is high, the slave extends the transfer by driving PREADY low.
- ii. The PADDR, PWRITE, PSEL, PENABLE, PPROT signals should remain unchanged while PREADY is low