//You have an array, int array[6:10] Randomize array between 1 to 20 without using randc.





//Ques:3 it is possible to call a function constraint?if yes explain with example?





//Ques:4 write a constraint for 8-bit variable that provide distribution 70% for range 0-50 and the remaining 30%for range 50-255.





//Ques:5 Drive odd number within the range of 10 to 30 using sv constraint.





//Ques:6 write a constraint divisible by 5.



Brought to you by DOULOS

Languages & Libraries

Testbench + Design: SystemVerilog/Verilog

UVM / OVM: None

Other Libraries: None, OVL 2.8.1, SVUnit 2.11

Enable TL-Verilog, Enable Easier UVM, Enable VUnit

testbench.sv

```
// write a constraint divisible by 5.
class sample;
  randc bit[4:0]num;

  constraint num_c{
     num%5 == 0;
  }

endclass

module tb;
  sample s;
  initial begin
   s=new();
    repeat(5)begin
        s.randomize();
      $display("\tNumber is=%0p",s.num);
    end
  end
endmodule
```

-timescale 1ns/1ns

Run Options: -voptargs=+acc=npr

Run Time: 10 ms

Use run.do Tcl file, Use run.bash shell script, Open EPWave after run, Show output file after run, Download files after run

Log | Share

```
#
# vsim -voptargs=+acc=npr
# run -all
#       Number is=30
#       Number is=10
#       Number is=25
#       Number is=5
#       Number is=20
# exit
```

//Ques:7 Write a Constraint to detect odd number of 1's in an 8 bit Sequence.



DOULOS

Languages & Libraries

Testbench + Design: SystemVerilog/Verilog

UVM / OVM: None

Other Libraries: None, OVL 2.8.1, SVUnit 2.11

Enable TL-Verilog, Enable Easier UVM, Enable VUnit

```
//Write a Constraint to detect odd number of 1's in an 8 bit Sequence.
class sample;
  randc bit[4:0]num;

  constraint num_c{
    $countones(num)%2 != 0;
  }

endclass

module tb;
  sample s;
  initial begin
   s=new();
    repeat(5)begin
        s.randomize();
      $display("\t Count_onces is=%0b",s.num);
    end
  end
endmodule
```

-timescale 1ns/1ns

Run Options: -voptargs=+acc=npr

Run Time: 10 ms

Use run.do Tcl file, Use run.bash shell script, Open EPWave after run, Show output file after run, Download files after run

Log | Share

```
#
# vsim -voptargs=+acc=npr
# run -all
#       Count_onces is=10110
#       Count_onces is=11111
#       Count_onces is=111
#       Count_onces is=1110
#       Count_onces is=10101
# exit
```

//Ques:8 How to disable Constraint.

DOULOS

Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM

None

Other Libraries

None
OVL 2.8.1
SVUnit 2.11

Enable TL-Verilog
Enable Easier UVM
Enable VUnit

Tools & Simulators

Mentor Questa 2021.3

Compile Options

```
1  //How to disable Constraint.
2  class packet;
3    rand bit [7:0] addr;
4
5     constraint addr_c {
6       addr>4;
7       addr<15;
8     }
9  endclass
10
11 module tb;
12     packet pkt;
13     initial begin
14       pkt = new();
15       $display("\tbefore constraint disabled");
16       pkt.addr_c.constraint_mode(0);
17       $display("\t\taddr value is= %0d", pkt.addr);
18
19       $display("\tAfter constraint disabled");
20       repeat(2)begin
21           pkt.randomize();
22         $display("\t\t addr value is= %0d", pkt.addr);
23       end
24     end
25 endmodule
```

-timescale 1ns/1ns

Run Options

-voptargs=+acc=npr

Run Time: 10 ms

Use **run.do** Tcl file
Use **run.bash** shell script
Open **EPWave** after run
Show output file after run
Download files after run

Log | Share

```
#
# vsim -voptargs=+acc=npr
# run -all
#       before constraint disabled
#               addr value is= 0
#       After constraint disabled
#                addr value is= 249
#                addr value is= 233
# exit
```

//Ques:9 How to disable Randomization.

```
1 //How to disable Randomization.
2 class packet;
3   rand bit [4:0] data1;
4   rand bit [4:0] data2;
5
6    constraint data1_c {
7      data1 inside{[10:20]};
8    }
9    constraint data2_c {
10     data2 inside{25,30,40};
11   }
12 endclass
13
14 module tb;
15     packet pkt;
16     initial begin
17       pkt = new();
18       $display("\tbefore randomization disabled");
19       pkt.rand_mode(0);
20       $display("\t\tdata1 value is= %0d,data2 is=%0d", pkt.data1,pkt.data2);
21
22       $display("\tAfter randomization disabled");
23       pkt.rand_mode(1);
24         repeat(2)begin
25           pkt.randomize();
26           $display("\t\tdata1 value is= %0d,data2 is=%0d", pkt.data1,pkt.data2);
27        end
28     end
29 endmodule
```



//Ques:14 Suppose is a 7-bit variable. Write constraint for a condition where for alternate bit position value is 1.



//Ques:15 a is 32-bit input to Dut with clk and rst Output are 32 bits b and c. when a[0]==1,a=b. when a[0]==0,a=c.write the constraints for this Dut.

```
 2 module dut(a,clk,rst,b,c,A);
 3   input[31:0] a;
 4   input clk,rst;
 5   output reg[31:0] b,c,A;
 6
 7   always@(posedge clk)
 8     begin
 9       b = 1; c = 0;
10       if(a[0] == 0) begin
11         A = c;
12       end
13       else if(a[0] == 1) begin
14         A = b;
15       end
16       else
17         $display("no result");
18     end
19
20 endmodule
```

tb.sv + (D:\New folder\system_data\desktop_folder\System ver...-64 Constraint Randomization\code11_constrain_for_DUT) - GVIM

File Edit Tools Syntax Buffers Window Help

```
 1 class sample;
 2   rand bit[31:0] a1;
 3   constraint c{
 4     foreach(a1[i]){
 5       if(i == 0)
 6         a1[i] == 0;}}
 7     function bit display();
 8         $display("a1 = %0d",a1);
 9     endfunction
10 endclass
11 module tb;
12   reg[31:0] a;
13   bit clk,rst;
14   wire[31:0] b,c,A;
15   sample s = new();
16   initial begin
17     clk = 0; rst = 1;
18     s.randomize();
19     a = s.a1;
20     s.display();
21   end
22   always #5 clk = ~clk;
23   dut d(.a(a),.clk(clk),.rst(rst),.b(b),.c(c),.A(A));
24   initial begin
25     #10
26     $display("A = %0d",A);
27     #100 $finish;
28   end
29 endmodule
30
31
32
```