DAY 51 – 100 DAYS VERIFICATION CHALLENGE


Topic: APB Protocol

DAY 51 CHALLENGE:

- 1. Describe various input & output ports of APB protocol?
- 2. What are the phases of APB protocol?
- How does APB work?
- 4. Why does APB not have any wait states?
- 5. How does APB handle accesses that are not 32 bits?
- 6. What are applications of APB?
- 7. What are operating frequencies of APB?
- 8. What is an APB bridge?
- 9. What are APB peripherals?
- 10. What is APB prescaler?
- 11. What is APB UART?
- 12. Which devices are connected to APB?
- 13. What is strobe in APB?

@ PARTIE AMBA PROTOCOL, EVOLUTION & HPB 2/314 PROTOCOL CONCEPT . APB 18 the Possible first AMBA PROTOCOI that was released by · Outline: · Evolution OF AMBA · vanous AMPA PROTOCOI - high level difference AMBA (5) · APB Protocol Concepts. AMBA (9) CHI OF AMBA :-· EVOLUTION ACE ACE 5 AMBA(3) ACE Uto AMBA @ AMBAD AXIY AX13 AXI4-UTE AX15 AXIU-Sheen AHB AHB-L'L APB APB 5 APB 2 APB3 APB4 12003 2013 2016 10 - 2011. ampa was oun come : Hon 2601002560 upa+ the 2003 camo UBB3 as well as Ax13 Camo · So they add certain annovament to the protocol specification UKERPB, APB2, APB3 etc.) meeting cestain design specification, time changes sledign requirements is changes. requirement coz when · Initially in soc designs, AHB (Advance High performance Bus) used for High Bandwidth interconnect & APB (Advance of Periphenal Bus) for low Bandwidth periphenal inknonnect. to multiple slave. APB look like a single master with increasing number of functional Blocks (IP) integrating the soc design, the Shared Bus protocol Stanked hitting Unitation & then in 2003 AMBA3 introduced a new point to point Connectfulty protocol - AxI [advanced Extensible intenface). later in 2010, enhanced version AxIV was inheduced.

Topic : APB PROTOCOL



: APB Interface Bignals:

Signal s	Source	DEScription
PCLK	clock Source	· Generally System clock is clisectly connected to this.
PRESETA	system bus equivalent	· Reset, The APB reset Signal is Active low Asynchronou
3. PAODR	APB BRIDGE	Address bus from master to dave, can be up 30 to bit wide.
4. PHOATA	APB Bridge	· write data but from master to gave, 32 bit wide.
5. PRONTA	APB Bridge	· Reach data us from Slave to moster, 32 bitwide
e. PSELX	APB Boildge	Slave Select signal, there will be one PSEL signal for each slave Connected to master. If master connected to 'n' number of slaves. PSELN is
other soft	1 200 (6) w	the maximum number of Signals present in sys. eg. (PSELL, PSEL2, PSEL3 PSELN).
7. PENABLE	APB Boidge	· APB ENABLE Signal, - indicates the and & subsequent cycles to transfer. when penable is assented, the Acess phase in
8. PWRITE	APB Boildge	the transfer starts. • Direction, when I, write access else read access means inclicates write when High,
3.1	20 CARD DE 2180	READ WHON LOW.
4. PREADY	Slave interface	· Ready signal, slave used this signal to extende an APB transaction

· Its used by the slawe to mean in the transfer . 1e. who never slawe is not ready to complete the transaction, it will request the moster from some time by asserting the PREADY.

PSLVERR

PSTRB

APB Boldge

write shobe, one write stoobe bit for each 8-bit or 1 byte of the write date bus · wolle stockes must not be active during read transfer.

on a what one the phase OF APB Protocol?

- in ApB, There are two phase,
 - O Setup phose a state make the man of the setup
 - a Access phase
- · The Access phase is indicated by assention of PENABLE of a secon mod we seemble spine and signol.

1) TOLE Phose:

· ideal is a default state for the APB interfect. If there is no transfer happening than it will remain in that ideal state.

2.) Selupphase:

- · when a toursfer is required the bus moved into serup State, where the appropriate select signal & PSELX is · bdrozeo
 - · Bus only semains in the setup state for one cik cycle & always moves to Access State on the next assing edge of the cik.
- · Address , costo , select & write data signals must remain stable during the toansition from SETUP to Access
- 3.) Access phase: . The enable bignal, PENIABLE & assented in

· Now exit from the Access state is contribut !

Soln@ why closs APB not have any wait states?

. Its totally depends on the APB slave functionality or implem If there is no reason that provent the data from being worthe

· PREADY - Its used by the slave to include wait state is the toansfer. Le whonever slave is not ready to complete the transaction, it will requet the master for some time by de-ass the AREADY. That's why the APB slave dogn't have to insert wait states.

Solh & How does APB HANDLE access that are 32 bits?

- . The boildge should simply pass the entire 32-bit data bus through the Bridge.
- please note that, when transfer less than 32 bits are performed to an APB Slave it is important to ensure that the peripheral is located on the appropriate bits Of the APB data bus.

soin 6 what are application of APB?

- · APB is wholey used in embedded system for Connecting peripherals such as GP10, Homens, UART & Other low Speed don'to.
- · Accessing the programmable Control registors of peniphenal
 - · Connected to low-Bandwidth peripherals.
 - . The APB, on the other hand, focuses on efficient & 1000 Bondwidth Connectivity Bto peripherals Solower
 - . It can be utilized for Communication interfaces like I2C & SPI that Operate at selatively lower speeds compared to high speed buses.

Soin O what one Openating frequencies of APB?

· APB Supports 32 bit and 66mHz signal frequency but it is not manchatory depends on requirements designed can vary the frequency.

soin @ what is an APB bridge?

- . The AHB to APB bridge is an AHB slowe, providing an intenfoce BHW the high speed AHB & the low-power APB.
- · Read & worke transfer on the AHB are Convented into equivalent transfer on the APB.
- . As an APB not pipeline then wait states are added during toons fer to & from the APB when the AHB is required to wait for the APB. Its required to Bridge the Communication gap Btw low Bandwidth periphenals on APB with the high Bandwidth ARM Processed or other high speech device on AHB.

Soin@ what are APB periphenals?

- · on -chip storage
- · Storage dailvers
- · Soc processors
- · DMA Sensots.

son @ what is APB Prescolon?

- · APB Times module is 16-bit down counter with a selectable prescaler. Prescale values of 1,32 & 256 can be selected.
- The prescales extends the times's range at the expense of precision. The times provides two modes of operation that provide a free running value & also periodic interrupts
 - . The APB prescalar typically consists of a cik divider, a delay element of control logic

Solo (i) what is APB WART?

- · APB UART is a simple Universal Asynchronous Receiver Transmitter that support 8 bit Asynchronous serial Communication without parity & fixed at one Stop bit . The bauch rake is fixed at 19200.
- · UART also use two fife as buffer for both send & redue clata. If the siecure clata (FIFO) is empty of a read dequest is sent the UART will drive PREADY Low & wait for data befor Continuing.
- · If The toons fen FIFO becomes full the UART will also clarue READY low & wait for the FIFO to become not full before Continuing.

Soin @ what devices are connected to APB?


- · APB 18 1000 Bandwidth & 1000 performance bue. So the component requiring lower Bondwidth UKe the periphral device as UART Koypad. Times & PIO devices are Connected to APB.
- · The Bridge control as . the high performance AHB & ASB bus to the APB bus, so for APB the Bailage acts as the moster & oil the clevices Connected Dr the APB bus act as slave.

soln (3 what is shabe in APB?

- · A specific timing Signal, called a "Shoobe", is used
- to incircate & volice timing cornerous for data or Control signal each shope is often a single clock cycle - wide pulse that manks the specific time when a signal is valid.
- · OR in APB the Stocke Signal indicates whether the transfer in bonsaction B valuel or not by using PSTRB Signal.
 - . I PSTRB Signal is 1 than the transfer is valid else Hs invalued towns fer.


Ques: 3 How does APB work?

WRITE Transfer - With Wait State




- During the ACCESS Phase, when PENABLE is high, the slave extends the transfer by driving PREADY low.
- ii. The PADDR, PWRITE, PSEL, PENABLE, PWDATA, PSTRB, PPROT signals should remain unchanged while PREADY is low
- iii. PREADY can take any value when PENABLE is low.

WRITE Transfer - Without Wait States



- At T1, a write transfer with address PADDR, PWDATA, PWRITE and PSEL starts.
- ii. They will registered at the next rising edge of PCLK, T2.
- iii. This is Setup Phase of Transfer.
- iv. After T2, PENABLE and PREADY are registered at the rising edge of PCLK.
- v. When asserted, PENABLE indicates starting of ACCESS Phase
- vi. When asserted, PREADY indicates that slave can complete the transfer at the next rising edige of PCLK.
- vii. PADDR, PDATA and control signals all should remain valid till the transfer completes at T3.
- viii. PENABLE signal will be de-asserted at the end of transfer.


ERROR Response



Whenever there is a problem in the transfer, Slave indicates the error response for the transfer by asserting the PSLVERR signal. PSLVERR is only considered valid during the last cycle f and APB transfer, when PSEL, PENABLE and PREADY are all HIGH. It is recommended, but not mandatory that you drive PSLVERR low when it is not being sampled.


Transactions that receive an error response, might or might not have changed the state of peripheral. For example, If APB master performs a write transaction to an APB slave and received an error response, it is not guaranteed that the data is not written on the slave peripheral.

READ Transfer - Without Wait States



- At T1, a READ transfer with address PADDR, PWRITE and PSEL starts.
- ii. They will be registered at rising edge of PCLK.
- iii. This is SETUP Phase of the transfer.
- After T2, PENABLE and PREADY are registered at the rising edge of PCLK.
- v. When asserted, PENABLE indicates the starting of ACCESS phase.
- vi. When asserted, PREADY indicates that slave can complete the transfer at next rising edge of PCLK by providing the data on PRDATA.
- vii. Slave must provide the data before the end of read transfer. i.e. before T3.

READ Transfer - With Wait States



- During the ACCESS Phase, when PENABLE is high, the slave extends the transfer by driving PREADY low.
- ii. The PADDR, PWRITE, PSEL, PENABLE, PPROT signals should remain unchanged while PREADY is low