### DAY 53 – 100 DAYS VERIFICATION CHALLENGE

**Topic: AXI Protocol** 

#### **DAY 53 CHALLENGE:**

- 1. Describe various input & output ports of AXI protocol?
- 2. Explain functioning of AXI protocol?
- 3. What is meant by AXI bus?
- 4. Where is AXI protocol used?
- 5. What is deadlock in AXI protocol?
- 6. What is the handshake in AXI?
- 7. What is AXI ordering?
- 8. What are the three types of AXI protocols?
- 9. What is register slice in AXI?
- 10. What is AXI fifo?
- 11. How many channels are in AXI protocol? Explain the operation of each channel in detail.
- 12. What is AXI interrupt controller?
- 13. Explain the AXI response types?
- 14. What is fixed burst type?
- 15. Explain the concept of AXI 4KB boundary condition?
- 16. Difference between AXI3 and AXI4?
- 17. What is the difference between AHB and AXI protocol?

23. ARVALID

24. ARREADY

mosten

stwe

Topic : AXI Protocol various input & output poorts of AXI Protocol Solno Describe Signal PROTOCOL AMBA AXI DEScription Signal 6 Source · walk oddress 10. wollte address, The 1st address in a wolle Burst. AWID + Mosten · Boust longth, 1-16 transfer in a Boust. ANADO R M asten Master Boust Size + 1,2 --- 128 byte pen transfer AWLEN · Brust type, Fixed , incrementing or wropping 4. AWSIZE Master ANBRUST Masten . wolle address Control vaud. m osten 6. AWVALID · wolle address [Control Accepted. 7. AWREADY Slave · waite data ID, must watch AWID. . wolle dato, can be 8,16 --- 1024 bit wide. (B) WID Mosten 9. WOATA . write strobe, one strobe for each byte land Мавко 10. WSTRB master Last write transfer in a bunst. II. WLAST master wife data valid. 12. WVALID mosles data acapted. work 13. WREADY Slave . write data 10 , must match ANIO resetten Slave BIO · make sesponse. moster Store 15. BRESP wolle response volld. Glave 16. BUALID will response accepted moster 17. BREADY Address ID Read 18- ARID master . Read address, The 1st address in a read brust. 14 ARADDR mosten 20. ARLEM · Boust longth, 1-16 toansfer in a Boust. master 21- ARSIZE · Boust Size, 1,2 -- 128 byle per transfer master 22. ARBURST · Boust type. fixed incommonting or wrapping masken

Read address | Control volid.

Read address | Control accepted.

alon bong

. Read data, can be 8,16 -- 1024 bits wido slowe 8 RID Slowe · Read response 26- RDATA Last read transfer in a Brust. 27. RRESP slove 28. PLAST slave Read clata valid. Slave 29. RVALID · Read clata accepted . RREADY master

Sol @ Explain functioning OF AXI Protocal?

- AXI provides response signaling for both read & write transactions.
- · for reach transactions, the response information from the Subordin is signaled on the reach data channel using RASEP (Aesponse signaled)
  - on the waste response channel using BRESP.

soin a what is meant by AxI Bus ?

- · AxI Bus mount advanced extensible intenface "
- · AxI Bus is high performance, point to point, master slave bus with five independent channel for write address to connect on-chip peripheral circuits ( or IP Blocks) to processor cores.

· Axi standard is produced by ARM, and it is open.

sing where is Axi protocol used?

• AxI protocol is widely used in bystom on this designs, particularly in applications that require high speed & low latercy data transfer Blue allferent Components.

| processor coses | Cipu , Automative System etc.

### AMBA AXI PROTOCOL [ ADVANCED EXTENSIBLE INTERFACE [AXI]]


- AXI, the third generation OF AMBA interfoce AMBA 3 Specification.
- its tangated high performance. High CIK brequency system cleargn & Guitable for high speed Sub micrometter interconnect.

## . FEATURES OF AXI :-

- · 5 channel (waste addres, waste data, waste response, read) data / response, read address).
  - · on chip · point to point communication protocol
    - · Burst based transaction with any stant address issued.
      - · 128 byte data bus wiath Support
      - · maximum 256 beat transfer in AXIV, 16 beat (AXI3).
        - . Gos (Quality of Support, cache, protection, user Support)
          - · Sepanate address and Control, data phases.
          - · Support for unaligned data transfer using byte stoober.

### @ Burst types:

- · The AXI Protocol Supports three different burst types that are Sullable for.
  - O normal memory access
  - @ wapping come the bunsts
- 3) Streaming data to periphenal FIFO locations.



- on what is aleadlock in Axi protocol ? · In Axi protocol, cleadlock can occur when there are multiple
  - channels dependende Blu Hom. eg: if channel A dependeds on channel B & channel B
    - depends on channel A.
    - · A cleadlock can ocucces when both channels are trying to transmit data to each other but are unable to do so because of the circular dependence.
- Soin@ what is handshake in Axi & [To Complete I transfer, valle = 1, Redy=1
  - · each of five independent channel Consist of set of information Signals. & uses a two way VALID & READY handshake mechanism. (VALID=1 means valid packet is being transferred).
    - · handshaking means transmit and receive the data from
      - . The VALID signal goes from the Source to the destination and Ready ( READY ) goes from the destination to the Source.
  - · Ready indicate whether slowe is ready or not to recive the nxt transction. Soin @ What is OXI Ordening ?
    - The Axi protocol enable out-of order transaction Completion It gives ID tag to every transaction across the interface.
      - The protocol requires the transactions with the same ID tag are Completed in order, but transactions with different 10 togs can be completed out of order.
    - Soin@ what are the three types of Axi protocols?
      - 1 Axiv: For high-performance momory-mapped requirements.
        - 1 AXI 4 Ble: For Sample, low throughput momory-map Communication
        - 3 Axiu stream: for high spead streaming data.

- Soing what is register slice in Axi &
- . The AXI Register succe can be used to register an AXI intencannect to provide timing isolation (at the cost of cikilden
  - · A Register succe can be insented at most any point in any channel, at the cost of an additional cycle of latency.

tro too not offer to each other but are

# Soin what is AXI FIFO?

- · The AXI streaming FIFO Allows momory mapped acess too AXI streaming interface. The care can be used to interface to the AXI Ethornot without who need to use DMA.
- · The paincipal operation of this core allows the walte correct of data packets to or from a device without any Concon Over the Axi Streaming interface.
- Soin 11 How many channel are in AxI protocol ? Explain the operation of each channel in cretail.
  - AxI Consist of five different channels: O Reach address channel
- @ wolfe address channel
  - 3 Read data channel
    - @ waste clata channel
    - 6) waste Response Channel
    - · waste address used to transmit the address I control signal to slave whe longth, die of transfers etc.
      - · wolle data channel used to transmit the data and reque the response from slave, Read address
      - 18 used to send the master to slave to read the data from slave.

- 501 1 What is AXI intersupt Controller ?
  - The Axl interrupt controller receives interrupt requests from these peripherals & sends them to the appropriate cpu core to be handled.
  - · It also manage the priority of internupts & performs a classification process to determine which interrups belong to which intersupt handling resource.

# soin (3) Explain the AxI Response types ?

- · In AxI write and Read Signal response are available.
  - · during wolle response separate channel is available whomas during read there is only one channel to Send data desponse.
  - · every data tranfer has response whereas was the desponse 19 followed by walte transaction is completed.

# soin w what is fixed burst type?

- · in a fixed bunst, the address remains the same for every toansfer in the Burst. This Boust type is for reapeated access to the Same location such as whon looding or emptying a peripheral FIFO.
- Soin (5) Explain the Conopt OF AXI UKB boundary Condition?
  - 4KB is the smallest area on AXI slawe may occupy in the momosy map.
    - · Therefore, if bunst clid cross a 4KB boundary, the access could stant accessing one slave at the beginning of the burst and then switch to another on the Boundary.

3010 18 Difference Ble Ax13 and Ax14 ?

Choco ago AxI3

1 Axi 3 support fixed data width of 33, 64 & 128 bits.

@ Axi3 does not Support Gos

PIXA

- O AXIU retains the Support for 32, 64 and 128 bit data what but introduce the capability to use 256 & 512 bit data as well.
- @ AXI4 protocol Eupport 4-69+ gos (quality of senurco).

### AHB and AXI Protocol ? Soin (1) what is the difference blow

AMBA AHB

- single channel shared Bus.
- @ A 128 bit bus aunning. at ucomHz.
  - about have separate 3 channel
  - Supported considerate and the transport for the second

good pain such that no pain washing

as referre of defined asth

AMBA AXI

- 1 multi-channel red/write optimized Bis
- @ A 64 bit bul Junning at 200 MHZ.
- 3) Have Seperate channels & Seport handshaking.
- @ waite strobes are not @ waite strobe are supports.