



### //You have an array, int array[6:10] Randomize array between 1 to 20 without using randc.






## //Ques:3 it is possible to call a function constraint?if yes explain with example?






# //Ques:4 write a constraint for 8-bit variable that provide distribution 70% for range 0-50 and the remaining 30% for range 50-255.







#### //Ques:5 Drive odd number within the range of 10 to 30 using

#### sv constraint.






#### //Ques:6 write a constraint divisible by 5.



## //Ques:7 Write a Constraint to detect odd number of 1's in an 8 bit Sequence.




#### //Ques:8 How to disable Constraint.

#

# exit

Download files after run



addr value is= 233


#### //Ques:9 How to disable Randomization.

```
스 및 및 B | 9 @ | X = 6 | B 원 원 원 | 4 | T 4 = | ? 오
 1 //How to disable Randomization.
 2 class packet;
     rand bit [4:0] data1;
     rand bit [4:0] data2;
 5
     constraint data1_c {
 7
         data1 inside{[10:20]};
 8
      constraint data2_c {
 9
10
         data2 inside{25,30,40};
11
12 endclass
13
14 module tb;
        packet pkt;
15
        initial begin
16
17
          pkt = new();
18
          $display("\tbefore randomization disabled");
19
          pkt.rand_mode(0);
          $display("\t\tdata1 value is= %0d,data2 is=%0d", pkt.data1,pkt.data2);
20
21
          $display("\tAfter randomization disabled");
22
23
          pkt.rand_mode(1);
             repeat(2)begin
24
25
               pkt.randomize();
               $display("\t\tdata1 value is= %0d,data2 is=%0d", pkt.data1,pkt.data2);
26
27
            end
28
        end
29 endmodule
-timescale 1ns/1ns

    Log

                                   Share
 Run Options @
-voptargs=+acc=npr
                          # vsim -voptargs=+acc=npr
Run Time: 10 ms
                          # run -all
                                 before randomization disabled
Use run.do Tcl file
                                        data1 value is= 0,data2 is=0
Use run.bash shell script
                          #
                                 After randomization disabled
Open EPWave after run
                                        data1 value is= 19,data2 is=25
☐ Show output file after run
                                        data1 value is= 12,data2 is=30
□ Download files after run
                          # exit
                          # End time: 07:46:26 on Dec 24,2023, Elapsed time: 0:00:02
Examples
                          # Errors: 0, Warnings: 1
                          Done
```

## //Ques:14 Suppose is a 7-bit variable. Write constraint for a condition where for alternate bit position value is 1.



//Ques:15 a is 32-bit input to Dut with clk and rst Output are 32 bits b and c. when a[0]==1,a=b. when a[0]==0,a=c.write the constraints for this Dut.

```
2 module dut(a,clk,rst,b,c,A);
    input[31:0] a;
    input clk,rst;
     output reg[31:0] b,c,A;
 7
     always@(posedge clk)
 8
       begin
 9
         b = 1; c = 0;
         if(a[0] == 0) begin
10
          A = C;
11
12
13
         else if(a[0] == 1) begin
14
          A = b;
15
         end
16
         else
17
           $display("no result");
18
19
20 endmodule
```

tb.sv + (D:\New folder\system\_data\desktop\_folder\System ver...-64 Constraint Randomization\code11\_constrain\_for\_DUT) - GVIM File Edit Tools Syntax Buffers Window Help

```
A B B B 8 8 X m m m & & & & & A 7 4 - 7 2
 1 class sample;
     rand bit[31:0] a1;
     constraint c{
 4
       foreach(a1[i]){
 5
         if(i == 0)
           a1[i] == 0;}}
 6
        function bit display();
    $display("a1 = %0d",a1);
 7
        endfunction
10 endclass
11 module tb;
12
     reg[31:0] a;
     bit clk,rst;
13
14
    wire[31:0] b,c,A;
15
     sample s = new();
    initial begin
16
17
       clk = 0; rst = 1;
        s.randomize();
18
19
       a = s.a1;
20
       s.display();
21
     end
22
     always #5 clk = ~clk;
     dut d(.a(a),.clk(clk),.rst(rst),.b(b),.c(c),.A(A));
23
24
     initial begin
25
26
        display("A = %0d",A);
27
        #100 $finish;
28
     end
29 endmodule
31
32
```



