

## **DAY 5 – 100 DAYS VERIFICATION CHALLENGE**

### **Topic: Processor Pipelining**

**Homework:** Understand Processor pipelining in detail. There are 5 basic steps – Fetch, Decode, Execute, Memory Access, Write back.

#### **Day 5 Challenge:**

1. Why do we need processor pipelining? What will happen if we don't use any processor pipelining at all?
2. Draw 5 stage pipeline & explain operation of each stage.
3. Consider a pipeline having 5 phases with duration as below:

Fetch – 60 ns, Decode – 50 ns, Execute – 90 ns, Memory Access – 100 ns and Write back – 150 ns. Given latch delay is 25 ns.

**Calculate:** -

- Pipeline cycle time (Tip: Pipeline Cycle Time = Sum of time taken by each stage + Latch delay)
- Non-pipeline execution time (Tip: Non-pipeline execution time = Sum of time taken by each stage)

DAY: 5

## Topic : Processor Pipelining

- what is pipelining ?
- pipelining is the process of arrangement of hardware element of CPU such that its overall performance is increased.
- means A way of speeding up execution of instructions.
- ∴ So pipelining is not a process in which we are purchasing new hardware and implement them. No we are already arranging existing hardware and CPU in a way so that performance should increase.
- But how will the performance actually increase?
- ∴ Simultaneous execution of more than one instruction takes place in pipelined processor. (means at one time not one instruction will be executed, multiple instruction will be taking place).


Key idea :

Overlap execution of multiple instructions.


- ∴ So what is the meaning of overlapping?
- ∴ at one time one process is executed completely after that the second process starts, that is known pipeline non-overlapping. (non-pipeline means one process started till it is not complete, the second process cannot even start).
- what is in pipeline is that if one process is running on a particular stage then the second process will run on any other stage in overlapping state and we call this thing Overlapping.
- If there is no stage then one process will start and when it is complete then we will get the second process input. But if we divide multiple stage, stages we also call them Segments!
- Then one process can be running on any stage 2, second process can run on stage 1, third process on stage 3 means different processes are running on different stages. So feel that not one process at one time but multiple processes executed due to that performance increases.

- ④ How to define these stages? How many stages can be there?  
It has simple example of this RISC (Reduced instruction set where we can use pipeline in 5 stages and in 5 stages instructions are executed).

- Break big computation up into pieces



- Separate each piece with a pipeline register



- Benefit of interface register, it stores intermediate result. because the output of one stage is input of the second stage.


- The result performed obtained from each segment is transferred to next segment.

- Q) Why do we need processor pipelining? What will happen if we don't use any processor pipelining at all?
- Pipeline was developed to help improve the efficiency of CPU chip. Each CPU is clock driven or pipeline its basic sense is running multiple instructions at the same time through the CPU at the same time.
  - If we don't use this, longer execution time it quite low. your CPU performs one instruction per cycle, but each cycle is very long. what's more, most of hardware stays doesn't have anything to do at given time because the instruction hasn't finished of being processed.

Sol ②

Draw 5 Stage pipeline &amp; explain operation of each stage.

→ Every instruction goes through following steps when it executes in CPU.



→ and generally the RISC architecture works on 5 stages pipelining.

→ we have 5 stage, to complete every stage we have assumed that one clock cycle is needed.

∴ 5-stages pipeline working :-

→ in first clk cycle, Instruction (I1) will complete stage 1. Stage 1 means we

Stage 1: fetched instruction (I1). at this time we can't do any other work because instruction 1 is fetched.

Stage 2: next clk cycle, we put it on decoding and at this time we fetched instruction

as soon as we put instruction 1 on decoding in clk cycle 2. means its working on the second stage, so stage 1 is free.

Stage 3: I1 will reach, means in stage 3 execute. and at that time I2 will reach in fetch, in decoding and I3 Fetch

Stage 4: next clock cycle I1 in memory, I2 is getting executed, we put I3 on decoding &amp; I4 we fetched the new instruction.

Stage 5: In next clock cycle, In we are waiting back I1, I2 came to us in memory &amp; I3 put on executing as I4 getting decoded, I5 we are fetching here. as soon as our time reached 5 clock cycle as the end of the 5th clock cycle is over I1 came out by getting executed.

Consider a pipeline having 5 phases with duration as below.

Fetch  $\rightarrow$  60ns, Decode  $\rightarrow$  50ns, Execute  $\rightarrow$  90ns,  
memory access  $\rightarrow$  100ns & write back  $\rightarrow$  150ns

Given latch delay is 25 ns.

Calculate :-

i) Pipeline cycle time (Tip: Pipeline Cycle Time = max of time taken by each stage + latch delay)

ii) Non-pipeline execution time (Tip: Non-pipeline execution time = sum of taken by each stage)

iii)

Stage①	IF	ID	Ex	mem	WB	Fetch Instruction
Stage②		F	D	Ex	mem	WB Decode Instruction
Stage③			F	D	Ex	Execution
Stage④				F	D	Memory
Stage⑤					mem	WB
	← 60ns →	← 50ns →	← 90ns →	← 100ns →	← 150ns →	Write back
	← Clock →					

$$\begin{aligned} \text{i) pipeline cycle time} &= \max(\text{IF} + \text{ID} + \text{Ex} + \text{mem} + \text{WB}) + \text{latch delay} \\ &\Rightarrow \max(60 + 50 + 90 + 100 + 150) + 25 \\ &\Rightarrow \max(450) + 25 \end{aligned}$$

$\boxed{\text{Cycle time} \Rightarrow 175\text{ns}}$

iv)

$$\begin{aligned} \text{Non-pipeline execution time} &= (\text{sum of taken by each stage}) \\ &= (60 + 50 + 90 + 100 + 150) \end{aligned}$$

$\boxed{\text{execution time} = 450\text{ns}}$

## **DAY 6 – 100 DAYS VERIFICATION CHALLENGE**

### **Topic: Pipelining Hazards**

**Homework:** Deep dive into pipelining hazards, ways to resolve hazards & some examples of instruction sequences leading to such hazards. Also, understand different types of each hazard. E.g., Data hazard mainly has 3 types – RAW, WAW, WAR. Now, go through various techniques to resolve each of the pipelining hazard.

### **Day 6 Challenge:**

1. What are different types pipelining hazards. Explain with examples?
2. What are ways to resolve different pipeline hazards? What are pros & cons of these resolution techniques?
3. Identify the pipelining hazards (also tell the sub-category e.g., Data hazard – WAW) in below sequence of instructions. Explain why these instructions are resulting in pipelining hazard.
  - a. SUB R1, R4, R3  
ADD R1, R2, R3
  - b. ADD R1, R2, R3  
SUB R4, R1, R3
  - c. SUB R4, R1, R3  
ADD R1, R2, R3

## Topic : pipelining - hazards:

① what are different types pipelining hazards. Explain with examples.  
 Hazards means problem. problem with pipeline we always talk about that the CPI should be  $1 + (\text{CPI mean clock per instruction})$ .

- i) Data Hazards
  - RAW (TRUE dependency)
  - WAR (anti dependency)
  - WAW (output dependency)
- ii) Structural Hazards
- iii) Control Hazards

∴ because of three Hazards, delay occurs and because of delay, our  $\text{CPI} = 1$  does not come.

- ① **Data Hazards**: attempt to use data before it is ready.
  - An instruction's source operand(s) are produced by a prior instruction still in the pipeline.
- ② **Structural Hazards**: attempts to use the same resource by two different instructions at the same time.
- ③ **Control Hazards**: attempt to make a decision about program control flow before the condition has been evaluated and the new PC target address calculated.
  - Branch and jump instructions, exceptions.

i) **Data Hazards** :- Data Hazards are of three types:

1) RAW [Read after write] OR [TRUE / Actual dependency]

example :- lets take we have instruction,  
 Instruction 1: here we write  $R_2$        $R_2 = R_2 + R_3$

∴ means  $R_2$  and  $R_3$  addition is saved in  $R_2$ .  
 Instructions,  $R_5 = \underline{\underline{R_2}} + R_4$       since  $R_2$  is Read

∴ here I am use  $R_2$  and add it from  $R_4$  finally result is in  $R_5$ .  
 - here output of first instruction that will be depending on input of next instruction

- II) WAR (Write after Read) Hazard :- [also referred as anti dependency].
- lets say we have an instruction  $I_1$ , in  $R_1$ , lets say we multiply  $R_2$  and  $R_3$ . means we have multiple registers so that is based on addressing mode, that we have direct addressing mode or indirect addressing mode whatever we have in  $I_2$ , means whatever operand we will get here By adding from  $R_4 + R_5$  and we are saving in  $R_2$ .

Read

$$I_1 : R_1 \leftarrow R_2 * R_3$$

$$I_2 : R_2 \leftarrow R_4 + R_5$$

∴ write after read hazard means,  $I_1$  Read the  $R_2$  &  $R_3$  data after read it will multiply that data and save in  $R_1$ .

- my input operand is depending on output of next instruction so that is anti-dependency. generally anti-dependency does not create any issue. ( means input of first instruction that is depending on output of next instruction that is anti-dependency).

### III) WAW - write after write [output dependency] :

$$\text{Addl} : R_1, R_2, R_3$$

$$\text{Addl} : R_1, R_4, R_5$$

$\uparrow$        $\xrightarrow{\text{input operand}}$   
output

∴ if you observe my output of both instruction that is depending on each other, what it means this is WAW (write after write dependency) so as if output depends on operand of first instruction that is having something common with output operand of next instruction then you can say there is WAW dependency.

- output of first instruction is depending on output of next instruction.

Fol<sup>n</sup> ② what are ways to resolve different pipeline hazards? what are pros & cons of these resolution techniques?

- Hazard & their resolution:-

- STRUCTURAL Hazards :

Arise from resource conflicts among instruction executing concurrently.

- Some resource is required by two (or more) concurrently executing instructions at the same time.

- Easy way to avoid structural hazards:

- duplicate resources (Sometime not practical)

- Example of Resolution of structural hazards.

- If ALU to perform on arithmetic operation & on adder to increment PC.

- separate data cache & instruction cache accessed simultaneously in the same cycle.

- A Solution to Compiler Technique to Take data hazards

- A compiler can help eliminate some stalls caused by data hazards

- eg:- an instruction that use result of a local destination register should not immediately follow the load instruction.

- The Technique is called:

- Compiler - based pipeline instruction scheduling.

→ Hardware Techniques to deal with hazards;

- Simple Solution

- stall pipeline

- pipeline stall:

- A pipeline can be stalled by inserting a "bubble" or NOP.

Sol ③ Identify the pipelining hazards (also tell the sub-category e.g Data hazard - WAW) in below sequence of instructions. Explain why these data instructions are resulting in pipeline hazard.

(a) SUB R<sub>1</sub>, R<sub>4</sub>, R<sub>3</sub> ← This is a WAW hazard.  
ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

i: SUB R<sub>1</sub>, R<sub>4</sub>, R<sub>3</sub>  
j: ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

- instruction j tries to write on operand before instruction i writes it.
- write and perform in wrong order.

(b) ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub> ← This is a RAW hazard.  
SUB R<sub>4</sub>, R<sub>1</sub>, R<sub>3</sub>

- Assume instruction i is issued before j, j tries to read its operand before instruction i writes it.

i: ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>  
j: SUM R<sub>4</sub>, R<sub>1</sub>, R<sub>3</sub>

Instruction j is a read instruction issued after i.  
Instruction i is a write instruction issued before j.

(c) SUB R<sub>4</sub>, R<sub>1</sub>, R<sub>3</sub>  
ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub> ← This is a WAR hazard.

Instruction j is a write instruction issued after i.  
Instruction i is a read instruction issued before j.

i: SUB R<sub>4</sub>, R<sub>1</sub>, R<sub>3</sub>

j: ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

- instruction j tries to write on operand before instruction i reads it.

- instruction i instead of getting old value receives newer, undesired value.

## **DAY 7 – 100 DAYS VERIFICATION CHALLENGE**

### **Topic: Memories**

**Homework:** Different levels of memory (Register, Cache, Main memory, Secondary memory, etc.), virtual memories, memory addressing & numerical, addressing modes, RAID system in SSDs, “Wait” memory state

### **Day 7 Challenge:**

1. What are the different levels of memory? List the pros & cons of each level.
2. What is memory addressing technique? Explain the various addressing modes?
3. Address bus consists of 20 bits in a byte-addressable system. Find the size of memory.
4. Memory size is 8 GB in a 4-byte addressable system. Find the no. of address bits.
5. What is a **RAID** system (used in SSDs)? Explain with diagram.
6. Explain virtual memory with example? Why do we need them?
7. What is a **wait** state in memory? How can we deal with this state?

Day : ①


## Topic : memories

### ② memories :-

The Computer takes data as input and stores the data in the memory. or Computer memory is just like the human brain. It is used to store information and instruction.

Sol ① what are different level of memories? List the pros and cons of each level.

classification of memory :-



→ in general, Computer memory is of three types:

- ① Primary memory    ② Secondary memory    ③ Cache memory

### ① Primary memory :

- primary memory is also known as the main memory that communicates directly with the CPU.
- it is used to store data and program or instructions during computer operation.
- primary memory is an essential component of a computer system.
- program and data are loaded into primary memory before processing.
- CPU interacts directly with the primary memory to perform read and write operations.

- ① There are two types of primary memory:
    - ① RAM (Random Access Memory)
    - ② ROM (Read-only memory)
  - ② RAM (Random Access Memory):
    - RAM is volatile memory that temporarily stores the file you are working on.
    - when the computer is shut down, the memory is cleared until the process begins again.
  - ∴ There are two Type of RAM:
    - ① SRAM
    - ② DRAM
  - ① SRAM :- SRAM (Static Random-Access Memory) is a type of RAM used to store static data in the memory. It means to store data in SRAM remains active as long as Computer System has a power-supply. However, data is lost in SRAM when power failure occurred.
  - ② DRAM :- DRAM (Dynamic Random-Access memory) is a type of RAM that is used for the dynamic storage of data in RAM. In DRAM, each cell carries one bit information.
    - The cell is made up of two parts: capacitor and transistor.
    - The size of the capacitor or transistor is so small, require millions of them to store a single chip.
    - DRAM is volatile. If power is switched off, the data stored in memory is lost.

Ques:-

- Ram :-

  - Ram is non-volatile memory, which means the information is permanently stored on the chip.
  - Turning off the computer does not have any effect on Ram.
  - Non-volatile memory cannot be changed by user.
  - Information stored in the Ram in binary format. It is also known as permanent memory. Ram is of four types.

① DRAM      ② PROM      ③ EEPROM      ④ EEPROM


- i) **mROM [masked Rom]:** Hand-wired devices with a pre-programmed collection of data or instructions were the FIRST ROMs. Masked ROM are a type of low-cost ROM.
- ii) **PROM (Programmable Read Only Memory):**
  - This read-only memory is modifiable once by the user.
  - The user purchase a blank PROM & use a PROM program to put the required contents into the PROM. Its content can't be erased once written.
- iii) **EPROM (Erasable programmable Read only memory):**  
EPROM is an extension to PROM where you can erase the content of ROM by exposing it to ultraviolet rays for nearly 40 minutes.
- iv) **EEPROM (Electrically Erasable programmable Read only memory):-**  
here the written content can be erased electrically. You can delete and reprogramme EEPROM upto 10,000 times.
- Erasing & programming take very little time.

## ② Secondary memory :-

- Secondary memory is a permanent storage space to hold a large amount of data.
- Secondary memory is also known as external memory that represent the storage media [hard drives, USB, CDs, DVDs] on which data the computer data & program can be saved on a long term basis.
- It is slower and cheaper than the main memory.

## ③ Cache memory :

- Cache memory is a special very high-speed memory.
- It is serve as a buffer. It is used to store the data of programs that the CPU uses the most frequently.




## ④ Pros - AND Cons OF Cache Level:-

Cache memory is the fastest and most expensive, but it has a limited capacity & only used to store different frequently accessed data.

Q. What are memory addressing techniques? Explain the various addressing modes.

- The addressing mode is the method by which an instruction operand is specified. The data stored in the operation code is Operand value or the result.
- i) The administrator or opcode that indicate what to do.
- ii) The operands that portray the information to be utilized in the technique.



### C. Types of Addressing modes:

- i. implied mode
- ii. Immediate mode
- iii. Register mode
- iv. Register indirect mode
- v. Autoincrement or Autodecrement mode
- vi. Direct Address mode
- vii. Indirect address mode
- viii. Relative mode
- ix. Indexed Addressing mode
- x. Implied mode :- Implied mode is also called implicit mode
- xi. Operand is specified implicitly in the definition of instruction.
- xii. Used for zero address and one address instructions.
- xiii. The operand is hidden / fixed inside the instruction.

INCA

Opcode	Operand	


eg: Add R<sub>1</sub>, R<sub>2</sub>

$$R_1 \leftarrow R_1 + R_2$$

$$AC \leftarrow AC + 1$$


- Advantage : Benefit of implied mode is the size of instruction will obviously be less.

- ② Immediate Addressing mode : In this mode the operand is specified in instruction itself.
- operand is directly provided as constant
  - No computation required to calculate




*This is Constant*  
 eg: add R<sub>1</sub>, #3 , data  
 $R_1 \leftarrow R_1 + 3$

- ④ Register mode : The operand is specified with in one of the processor registers.
- instruction specifies the register in which the operand is stored.
- means operand is present in the register.




- Benefit is size of instructions will be small.

- ⑤ Register indirect mode :- Registers contain address of operand rather than operand itself.




- ⑥ Auto increment or Auto decrement Addressing mode :-

- Special case of Register indirect addressing mode.



- ⑦ Direct addressing mode :- [Absolute Addressing mode]

- The Balance of the operand is stated as an 8 digit or 16 cycle removal component in the guidance. The 16-cycle value location of the info is important for the guidance in this mode.



- Use to access variable.

Sol<sup>n</sup>③ Address Bus consists of 20 bits in a byte-addressable system. Find size of memory.

$$\begin{aligned} \text{Address Bus} &= 20 \text{ bits} \\ \text{Size of memory} &= 2^{\text{Address Bus}} \end{aligned}$$

$$= 2^{20} \text{ is } 1\text{MB}$$

∴ So 20 bit address lines can address 1MB locations.

Sol<sup>n</sup>④ Memory size is 8GB in a 4-byte addressable system. Find the no. of address bits.

$$\text{Memory size} = 8\text{GB} \Rightarrow 8 * 1024 * 1024 * 1024 \text{ bytes}$$

$$\text{Address Line} = \lceil \log_2(\text{DEPTH}) \rceil \text{ OR } \lceil \log_2(\frac{\text{memory size}}{\text{word}}) \rceil$$

$$= \lceil \log_2(8 * 1024 * 1024 * 1024) \rceil$$

$$= \lceil \log_2(2 * 2^{30}) \rceil$$

$$= \lceil \log_2(2^{31}) \rceil$$

$$\boxed{\text{Address Line} = 31}$$


Sol<sup>n</sup>⑤ What is a RAID system (used in SSDs)? Explain with diagram.

- RAID is a technology that is used to increase the performance and/or reliability of data storage. The abbreviation stands for either Redundant Array of Independent Disks or Redundant Array of Inexpensive Disks, which is older & less used.

→ RAID level 0 - striping

→ in a RAID 0 System data are split up into blocks.


→ RAID 0 offers great performance, both in read & write operations.



- RAID 0 does not provide redundancy or fault tolerance.


② RAID 1 (mirrored disks) :-

- you need at least 2 drives for a RAID 1 array.
- Data are stored twice by writing them to both the data drive (or set of data drives) & mirror drive (or set of drives).
- disk store exactly the same data, at the same time. So if one disk fails, data is not lost as long as one disk is survived.



③ RAID 5 (Striped disks with single parity) :-


- It requires the use of at least three drives but work up to 16.
- It combines those disks to protect data against loss of any disk.
- The array storage capacity is reduced by one disk.
- RAID 5 is the most common secure RAID level.




④ RAID level 6 - striping with double parity.

- RAID 6 is like RAID 5, but the parity data are written to two drives. That means it requires at least 4 drives & can withstand 2 drives failing simultaneously.
- If two drives fail, you still have access to all data, even while the failed drives are being replaced. So RAID 6 is more secure than RAID 5.

RAID 6 - Striping DOUBLE Parity




- Q6 Explain Virtual memory with example? why do we need them?
- **VIRTUAL memory :-** Virtual memory is partition of logical memory from Physical memory. This partition supports large virtual memory for programmes when only limited physical memory is available.




- It appears to be present but actually it is not . It provides illusion of large memory.
- Virtual memory Technique allows user to use more memory for a program than the real memory of a Computer.
- Virtual memory is the concept that gives the illusion to the user they will have main memory equal to the capacity of secondary storage using.

- How the virtual memory is implemented:-



- To implement virtual memory, a portion of Harddisk (HDD) is reserved by the system. This portion can be either file or separate portion.
- When the system needs more memory (RAM), then it transfers some of its data from main memory (RAM) to hard disk drive.
- To extra memory does not actually exist in RAM, but its storage space on the disk space, which is implemented with the help of swapping between main memory & hard disk.

→ Virtual memory :-



- Virtual address  $\Rightarrow$  address used by the programmers
- Physical address  $\Rightarrow$  actual physical (or main) memory address (or location)

→ CPU access virtual address which is translated into physical address, using a mapping table.

### Need of Virtual memory :-

- Virtual memory is a imaginary we are assuming if we have a program that exceeds the size of main memory then we need to use the concept of virtual memory.
- It is a temporary memory which is used along with the RAM (or main memory) of the system.
- We want to run multiple processes at the same time.
- Virtual memory might contain twice as many address as main memory.

Sol ① what is a wait state in memory? how can we deal with this state?

- A wait state is a delay experienced by a computer processor when accessing external memory or another device that is slow to respond. Each of the cycles spent waiting is called a wait state.
- during this period, the computer slows down until it can create a bubble, where a glitch in communication delays all commands until the processor can sort it out.
- To deal with this, some modern CPU's have integrated memory controllers that offer improved memory access & reduce the wait state.
- To minimize wait state cache, instruction pre-fetch and pipelines can be used.

## **DAY 8 – 100 DAYS VERIFICATION CHALLENGE**

**Topic: Different Computer Architectures**

**Homework:** Types of computer architectures, Von Neumann and Harvard architecture, RISC, CISC, RISC-V, SIMD Architecture for GPU.

### **DAY 8 Challenge:**

1. Explain 3 major types of computer architecture – System Design, ISA (Instruction Set Architecture) & Microarchitecture.
2. Explain Von Neumann and Harvard architecture in detail. List down pros & cons of Von Neumann and Harvard architecture.
3. Explain RISC & CISC Architecture in detail. List down pros & cons of RISC Vs CISC?
4. What is a RISC-V processor? Why do we use RISC-V?
5. What is SIMD architecture in GPU? What are the advantages of using SIMD over SISD?

DAY : ⑧


## Topic : DIFFERENT COMPUTER ARCHITECTURES

- i) Explain 3 major types of COMPUTER ARCHITECTURE - System design, ISA (Instruction Set Architecture) & microarchitecture.

→ COMPUTER ARCHITECTURE :-

→ It is set of rules and methods that describe the functionality, organization, and implementation of Computer Systems.

→ The architecture of a system refers to its structure in terms of separately specified components of that system and their interrelationship.



i) Instruction Set Architecture (ISA) :-

- ISA is set of computer instruction provided to programmers to implement software
- An abstract model of a computer
- ISA is implemented in microarchitecture.

ii) Microarchitecture (uarch) :-

- The actual implementation of ISA in processors, e.g. adders & multipliers.
- uarch is about ensuring instruction run correctly and quickly.
- Intel and AMD have to implement x86 ISA, thus two uarchs
- uarch is implemented with transistors.


### iii) System architecture (sys-arch):

- Any hardware implementation beyond processors, such as memory and I/O devices.
- Sys-arch is about the connecting processors and their devices.

Sol<sup>n</sup> → ② Explain Von Neumann and Harvard architecture in detail. List down pros & cons of von newmann & Harvard architecture.


### ① Von Neumann Architecture :-

Block diagram :-



- Von neumann Architecture is a theoretical computer design based on the concept called stored-program concept.
- It is used the same physical memory address for instruction and data.
- processor need two clock cycles to execute execute an instruction.
- Simple control unit design
- Data transfer and instruction fetches cannot be performed simultaneously.
- This architecture used only one bus that is used for both instruction fetches & data transfer.
- This architecture used in personal computer, laptop & workstations.

→ Harvard Architecture :-



- Harvard Architecture is a modern Computer Architecture based on the Harvard mark - I delay-based computer model.
- It uses separate memory address for instruction and data.
- processor needs one clock cycle to execute an instruction.
- Control unit for two buses is more complicated.
- Costlier compared to Von Neumann.
- data transfer and instruction fetches can be performed at the same time.
- This architecture uses two buses one for instruction fetch and other for data transfer.
- This architecture used in micro-Controllers, Signal processing.

#### ② Pros & Cons of Harvard Architecture :-

##### Pros :-

- Since there two different buses, there is no need of scheduling the instruction & data like in von-Neumann architecture.
- Harvard Architecture allows a simultaneous access to both the code as well as data.

##### Cons :- Complexity in Architecture.


- This architecture is not widely used but modified (variation of Harvard Architecture).

Sol ③ Explain RISC and CISC Architecture in detail. List down pros & cons of RISC vs CISC?

: RISC Architecture :- [Reduced Instruction Set Computer]

:- microprocessor Architecture

Types :-



RISC : It is design to reduce the execution time by simplifying the instruction set Computer.

∴ each instruction requires → only 1 clock cycle to execute the result in uniform execution time.  
fetch, decode, execute the instruction

one clock cycle = fetching + decode + execution. | this is called as 1 clock cycle.

① why RISC ? :- ① Reduce processor efficiency

..... more use of code.


..... more RAM needed to store code

② Complicated load increases

..... need to work more to high level language to machine level language.


③ used, apple i-pod, tablets, smartphone.

∴ RISC Architecture :- It uses highly optimized set of instruction it used in portable device like smartphone or tablet.



## ① CISC PROCESSOR : [Complex Instruction Set Computer]

- CISC is designed to minimize the no. of instructions per program and ignoring the no. of cycles per instruction.
- CISC processor mostly used in desktop, laptop computers.
- CISC Architecture :-



- Very little RAM is required to store instruction because here the code length is relatively short that's why little RAM required.

; characteristics of CISC :-

- i) Variety of addressing modes used
- ii) Large no. of <sup>inst</sup> required
- iii) Several cycles may be required to execute 1<sup>inst</sup>.

## ② PROS & CONS of RISC & CISC :-

### ③ FOR RISC PROS :

- i) RISC architect has set of instruction, high level language compiler can produce more efficient code.
- ii) Speed of operation maximized & execution time minimized.

### FOR RISC CONS

- i) most of the performance depends on the programmer.
- ii) while rearranging the RISC code to RISC code - terms as code expansion will increase the size.

### ④ FOR CISC PROS

- i) micro programming is easy assembly language to implement.
- ii) easy of micro coding new instruction.

### FOR CISC CONS

- i) Performance of the machine slow down due to amount of clock time.
- ii) Only few existing instruction used in a typical programming event.

Sol "④ what is RISC-V processor? Why do we use RISC-V?

◎ RISC-V:

- Open-Source Hardware
- Instruction Set Architecture
- 32, 64, 128 Bits. CPU family depending on the industrial standard IS.

:- RISC-V is an open source instruction set architecture (ISA) that can be used to design a wide range of processors for different applications. The ISA is designed to be simple, extensible which allows for easy customization and adaptation to specific needs.


- The RISC-V ISA is available to anyone under a free of open-source license. which means that anyone can design, manufacture or sell processor based on the RISC-V architecture without paying any licensing fees.

:- • RISC-V is used in embedded systems, artificial intelligence & machine learning.  
• RISC-V is appropriate to use in some particular fields like edge computing  
AI & storage applications.

Sol ⑥) what is SIMD architecture in GPU? what are advantages of using SIMD over SISD?

- SIMD stands for Single Instruction, multiple data elements.
  - ∴ Single instruction is all processing unit execute same instruction at any given clock cycle.
  - ∴ multiple data, each processing unit can operate on a different data element. (means single instruction operates on multiple data elements).
- It is used in Vector Super Computer.
- SIMD computer has single control unit which issue one instruction at a time but it has multiple PUs or processing unit to carry out on multiple data set simultaneously.

SIMD Architecture :-




• as opposed to SISD i.e. single instruction, single data corresponding to the von Neumann architecture. its a parallel processing technique exploiting data level parallelism by performing a single operation across multiple data elements simultaneously.

: advantage of using SIMD over SISD:

• SISD, This is the simplest & most common type of computer architecture. It is easy to program & debug & can handle a wide range of applications.

• SIMD, this type of architecture is highly parallel & can

offer significant performance gains for application that can be parallelized.



## **DAY 9 – 100 DAYS VERIFICATION CHALLENGE**

Topic: Instructions & Buses

**Homework:** Deep dive into instruction – various fields, rules of assembly language. Three buses – address, data & control.

### **Day 9 Challenge:**

1. Can you tell at least 5 common rules of assembly language?
2. Explain 3 major fields in an instruction: the operation field, the address field, and the mode field.
3. Explain types of micro-operations (Register transfer, Shift, Logic, Arithmetic) with example?
4. What is a horizontal microcode? Why do we use it?
5. Explain 3 major types of buses – address, data & control bus with an example.
6. Give one example of below instructions: -
  - a. Arithmetic Instructions.
  - b. Branch Instructions.
  - c. Data Transfer Instructions.
  - d. Logic Instructions.
  - e. Bit-oriented Instructions.

Day: ⑨

## Topic : Instructions of Buses.

Soln ① Can you tell at least 5 common rules of assembly language?

Assembly language is also called middle level language

## :- Rules of the assembly language:

- 1) each line of assembly language program is arranged three columns called fields.
- 2) Label field      3) instruction field      4) Comment field.

The basic unit of assembly language program is a line of code

ii) It must consist of statements, one per line

iii) Statement can either instructions or assembly directive.

iv) Each assembly language may have specific directives to control the assembly process, define controls or allocate memory.

v) Address mode: it uses different addressing modes to access memory or ~~suggests~~ which specify the location of the data that is being operated upon.

Soln ② Explain 3 major fields in an instruction: The operation field, The address field, &amp; The mode field.

:- What is instruction :- Program means - A Sequence of Instructions.

∴ So instruction is a command given to the computer to perform a specific operation.

∴ An instruction is a group of bits (binary code) that instructs the computer to perform a specific operation.

- The purpose of an instruction is to specify both operation to be performed by CPU and the set of operands (or data).

- operation : include add, sub, mul, shift etc. Operations are performed on data (operands).
- Operands include the data and the result that are produced.

→ The bits of the instruction are divided into groups called fields.

mode	Op code	Address (or operand)
------	---------	----------------------

Instruction format (with mode field)

⇒ The most common fields in instruction format are :-

### ① Op code (Operation code) :-

An op code (Operation code) field specifies the operation to be performed such as add, subtract, multiply, shift, complement etc.

### ② Address field :-

An address field specifies a memory address or processor register, where operand is stored.

### ③ Mode field :-

A mode field specifies the way the operand or the effective address of the operand is determined (or located).

### ④ NOTE : what is Instruction format :-

∴ An instruction format is a binary format which specifies a computer instruction.


Sol ② Explain Types of micro-operations ( Register transfer, shift logic, Arithmetic ) with Example ?

### micro-operations:

micro-operations executed on data stored in registers and known as microoperation.


e.g.: shift, clear, cout, load of data means any operation.

### Types of Micro-operation:



ii) Arithmetic micro-operation . . . iv) Shift micro-operation

i) Shift micro-operation :- shifting of bits or that are used for serial transfer of information.



### 1. Logical Shift operation:-


#### Logical shift left:-

MSB      LSB  
[ 0 | 1 | 0 | 1 ]

← zero bit are moving left side.

discarded → 0 | 0 | 1 | 0 | (filled with 0 (LSB))

#### Logical Right shift:



### ③ Register Transfer:

Transfer data from reg to reg .  
e.g.:  $R_2 \leftarrow R_1$  (transfer data one Register to another)

## ② logic micro operation:

∴ List of logic micro operations: 16 different logic operation with 2 binary variable.

16 logic micro operations obtained:

Boolean function	micro operation	Name
------------------	-----------------	------

$F_0 = 0$	Celar	
-----------	-------	--

$F_1 = X \cdot Y \leftarrow AND \Rightarrow R_3, R_1, P_2$		
--	--	--

Similar performed like AND, OR, NOT, EXOR etc,

## iv) Arithmetic microoperation:-

There are several operations, addition, Sub, mul,

division, increment, decrement). Those micro-operation are use in

Combination with logical micro-operation like AND, OR, and NOT to perform more complex calculations & manipulate data with CPU.

e.g: for subtraction  $R_2 \leftarrow R_1 - R_3$ , increment  $R_1 \leftarrow R_1 + 1$ , Complement  $R_1 \leftarrow \bar{R}_1$ .

Sol "4) What is horizontal microcode? Why do we use it?

→ In horizontal microcode, each microoperation is represented by one bit in each microinstruction.

- Horizontal microcode is generally included a fairly wide control. Since it is not exceptional for each word to be 56 bits or more. On each microclick of a sequencer clock, a microcode word is read, decoded & used to control the functional components which is create up the CPU.


:- used for: • faster execution.

• Provides direct control over CPU's components


Sol(5) Explain 3 major types of Buses : Address, data or Control Bus with example.

**BUS STRUCTURE:** • Bus is a group of wires (or lines) that connects several devices within a Computer System.

- Each wireline can transfer one bit (1/0) of information.
- Bus carries data, address or control information.



### BUS STRUCTURES:-



① **Address Bus:** **Unidirectional**: group of wires which carries address information bits from processor to peripherals.

- Address bus width determines the maximum memory capacity.
- for eg: if address line = 8bit  $2^8 = 8$ . i.e., 3 address wire is required to select 8 location.

in general  $2^x = n$  where x number of address lines (address bit) of n is location.

② **Data Bus:** **Bi-directional**: group of wires which carries data information bit from Processor to peripherals & vice-versa.

- move data/instruction b/w CPU & Peripherals.

③ **Control Bus:** **Bi-directional**: Group of wires which carries Control Signals from Processor to peripheral & vice-versa.

- Control the access to and the use of address line & data lines.
- Control signals like memory read/write | I/O read/write etc.

⑥ Give one example of below instructions:-

- ① Arithmetic Instructions
- ② Branch Instructions
- ③ Data transfer
- ④ Logic Instructions
- ⑤ Bio-oriented instructions.

⑦ An instruction is a command given to the microprocessor to perform a specific operation on data. Basically we are having five groups of instructions.


① Arithmetic Instructions : Arithmetic Instruction perform arithmetic operation like

Instruction	Operation	Instruction	Operation	Instruction	Operation
① ADD R (register)	$A \leftarrow A + R$	ADC R	$A \leftarrow A + R + CY$	INR R	$R \leftarrow R + 1$
② ADD m (memory)	$A \leftarrow A + M$	$CY = 1$	$A = 51H$	INR M	$M \leftarrow M + 1$
Ex: $A = 30H$	$m = HL$	$A \leftarrow A + 8bit\ data$	$A \leftarrow A + M + CY$	DCR R	$R \leftarrow R - 1$
$A = 30H$	$m = HL$	$A \leftarrow A + 8bit\ data$	$A \leftarrow A + M + CY$	DCR M	$M \leftarrow M - 1$
③ ADI 8bit data ↓ Add immediate data	$A \leftarrow A + 8bit\ data$	$A \leftarrow A + 8bit\ data$	$A \leftarrow 8 + 8bit\ data + CY$	INX SP	$SP \leftarrow SP + 1$
$Ex: A = 30H$	$A = 24H$	$CY = 1$	$A \leftarrow 30 + 8bit\ data + CY$	DEA SP	$SP \leftarrow SP - 1$
	$30$	$30$	$02$		

② Data transfer instruction :- These instruction transfer or copy data from one register to another register or from memory to register & vice-versa.

Eg: MVI R, 8bit data ; move immediate

MVI B 64H  
mov R1, R2  
mov R1, 64



③ Logic Instruction : Computer works on a & 1 when we want to work on particular bits of set of Bit, we use logical instruction or

- These instruction perform various logical operations with the content of accumulator

like AND, OR, XOR, Rotate, Compare, Complement.

Eg AND R Register

$A \rightarrow 10110110 (B6)H$

$C \rightarrow 01001010 (4AH)H$

$A \leftarrow 00000010$

Store in accumulator

AND  $\rightarrow$  Accumulator M Memory

A + M	1001	1001
R6	1002	1002
E1	1003	1003
AND	1004	1004
F-A	1005	1005

ANI 8 bit

ANI 05 H

$A = 10110110$

$1000000101$

$00000100$  (04)

#### ④ Branch Control Instructions:-

This group of instructions alters of the sequence of Program execution either Conditionally or unconditionally

Jump Instruction :- JMP, JZ, JNZ, JC, JNC, JAE, JPE, JPD, JP

Call, Return & Restart ? CALL, RET

Conditional jump instructions.

#### ⑤ Bio-oriented instruction :-

→ Bio-oriented instruction are instruction that performs logic operations on single bits. They are similar to logic instruction, but perform operations on single bits.

ANL C : AND Complements of direct bit to the carry flag.

CLR C : clear the carry flag too.

SETB 0D5H : set to 1 bit.

## **DAY 10 – 100 DAYS VERIFICATION CHALLENGE**

**Topic: Microprocessor, Microcontroller, Interrupts**

**Homework:** Deep dive into Microprocessors, Microcontrollers & Interrupts

### **Day 10 Challenge:**

1. Explain the common components of a microprocessor (IO unit, Control Unit, ALU, Register, Cache)?
2. Difference between microprocessor & microcontroller?
3. What distinguishes a microcontroller's timer from its counter?
4. What is program counter?
5. Explain Tri-state logic.
6. What are the different types of interrupts in a microprocessor system?
7. What's the difference between interrupt service routine and subroutine?

Anti Tyagi  
#100days Verification

DAYS : 10

## Topic: MICROPROCESSOR, MICROCONTROLLER, INTERRUPTS.

Sol ① Explain the common components of a microprocessor (IO unit, Control unit, ALU, Registers, Cache)?

→ microprocessor typically consists of:

- ① Registers: Temporary storage location for performing instruction or data.
- ② ALU: Arithmetic logic unit performs arithmetic & logical operation.
- ③ Timing & Control Unit: keeps all other parts of system (reg, ALU, memory & I/O) working together in right time the seq.




Fig: microprocessor Component

④ I/O unit: The processor needs to be able to communicate with the rest of the computer system. The communication occurs through the I/O ports. The I/O ports will interface with the system memory (RAM).

⑤ Cache :-

most CPUs manufactured do not have any cache. Cache is memory that is located on the chip, but that is not considered registers. The cache is used because reading external memory is very slow. Reading a local cache is much faster.

Sol<sup>n</sup> ② Difference Between microprocessor & microcontroller?

microprocessor

microcontroller

① microprocessors are widely used in Computer Systems

① microcontroller is widely used in embedded System.

② It consumes more power

② it consumes less power than a processor.

③ has a high clock speed

③ has a lower clock speed.

④ uses USB, UART, & high speed Ethernet as peripheral interface.

④ uses I<sub>2</sub>C, UART & SPI for the peripheral interface.

Sol<sup>n</sup> ③ what distinguishes a microcontroller's timer from its counter?

→ Timers are used to count / provide the delay and frequency of operations in a microcontroller.

→ Counter are used to count the no. of times an event has occurred in a microcontroller.

→ Timers use the frequency of internal clock to generate the delay.

→ Timer is used to measure internal clock cycles, whereas the counter counts external events.

Sol<sup>n</sup> ④ Prog. what is program Counter?


→ A program Counter is a register in a computer's central processing unit (CPU) that contains the address of the next instruction to be executed from memory, it's also known as instruction counter.

Sol<sup>n</sup> ⑤ Explain Tri-state logic.

⇒ Tri-state logic used in digital electronic that allows an input or output have 3 state; ① Logic high ② logic low ③ High impedance state.

- high impedance state effectively removes the output from the circuit.

Input		Output
A	B	C
0	0	high impedance
1	0	high impedance
0	1	0
1	1	1



Sol<sup>n</sup> ⑥ what are differences between Interrupt Service routine & Subroutine?

- Subroutine is function that runs when you call it.
- A subroutine performs a task that is required by the calling program.
- Interrupt Service routine may not have anything in common with the program it interrupts.
- Initiated by execution of some instruction in subroutine.
- In interrupt, initiated by some external or internal signal.
- The CPU hardware automatically saves & restores all registers.
- With Subroutines, the programmer has to write code for saving & restoring. In general, not all registers are saved.

## **DAY 11 – 100 DAYS VERIFICATION CHALLENGE**

**Topic: Computer Architecture Miscellaneous**

**Homework: DMA, MESI protocol, Synchronization, Paging**

### **DAY 11 CHALLENGE:**


1. Explain DMA (Direct Memory Access) with diagrams.
2. Explain operation of MESI Protocol (Cache Coherency)
3. What is meant by Synchronization in computer architecture?
4. What is Paging? What is a Page Table?
5. Find the total number of frames. If a system, size of the main memory is 230 bytes, the page size is 4 KB and the size of each page table entry is 32-bit.
6. Consider a system with page table entries of 8 bytes each. If the size of the page table is 256 bytes, what is the number of entries in the page table?
7. Consider a machine with 32-bit logical addresses, 4 KB page size and page table entries of 4 bytes each. Find the size of the page table in bytes. Assume the memory is byte addressable.

DAY : 11


Topic : COMPUTER ARCHITECTURE MISCELLANEOUS

Sol ① Explain DMA (Direct Memory Access) with diagrams.

- i) In modern computers, DMA is used to transfer large block of data of high speed between the I/O devices & main memory.
- ii) DMA increases the data transfer rate.




iii) DMA allows I/O device to transfer data without CPU's intervention.



Sol ② Explain operation of MESI Protocol (Cache Coherence).

This indicates that the ~~most~~ most widely used cache coherence protocol.

- MESI protocol : modified Exclusive Shared Invalid
- Dragon update-based protocol
- Firefly update-based protocol



modified : it means that the Cache has the only copy which is correct in the whole system . The data which are in the main-memory are wrong .

Exclusive :- This cache is the only one that has the correct value of the Block .

Shared :- Another process can have the data in the cache memory & both copies are in their current version .

Invalid :- It is a non-valid state . The data you are looking for is not in the Cache & the local copy is not correct because another processor has updated the corresponding memory location .

Soln ③ what is meant by synchronization in computer architecture ?

- Synchronization in computer architecture refers to the coordination and control of parallel process , threads , or components to ensure the proper & orderly execution of a program .
- It is crucial to maintain data consistency & prevent issues such as data race , deadlocks etc .
- Synchronization mechanisms are used to control access to shared resources and coordinate the execution of multiple tasks .
- Examples of synchronization mechanism are semaphores , condition variable , atomic operation , mutual exclusion etc .

Soln ④ what is paging ? what is a page table ?

- Paging is a memory management technique . It is a process for data transferring between main memory & secondary .
- Secondary and main memory are divided into equal size of fragments . Then data from secondary memory to main memory is transferred & mapped .

Sol<sup>n</sup> ⑥ Find the total number of frames, if a system, size of the main memory is 930 bytes, the page size is 4KB & the size of each page table entry is 32-bit.

Total size of main memory is 930 bytes

The page size is 4KB

$$\rightarrow \text{frame size} = \text{page size} = 4\text{KB} = (2^9 \times 2^{10})$$

$$\text{Number of frame} = \frac{930 \text{ bytes}}{2^{12}} = \frac{930}{4 \times 1024}$$

$$= 1 \text{ frame}$$

Sol<sup>n</sup> ⑥ Consider a system with page table entries of 8 bytes each.

If the size of the page table is 256 bytes, what is the number of entries in the page table?

Table entry in page = 8 bytes each

Size of page table = 256 B

$$\text{Total page table} = \frac{256}{8} = \frac{\text{Size of page table}}{\text{Table entry in page}}$$

Total Page table = 32 entries

Sol<sup>n</sup> ⑦ Consider a machine with 39-bit logical address, 4KB page size & page table entries of 4 bytes each, find the size of the page table in bytes. Assume the memory is byte addressable.

Byte Addressable:-  
memory

Logical address =  $2^{39}$  B

Page size = 4KB  $2^9 \times 2^{10} = 2^{20}$  B

Page table size = number of pages  $\times$  Entry size

$$\text{number of pages} = \frac{2^{39}}{2^{20}} = 2^{19}$$

$$= 2^{20} \Rightarrow 4\text{MB}$$