
DAY 59: 100 DAYS VERIFICATION CHALLENGE

Topic: Procedural Statements: initial, always, final, while, do-while, break-continue, fork-join, tasks, functions, forever loop

DAY 59 CHALLENGE:

- 1. Difference between final and initial blocks?
- 2. What is the use of always ff?
- Difference Between Always comb and Always@(*)?
- 4. What is final block?
- 5. What is the use of break-continue statements? Explain with an example.
- 6. Difference between while and do while
- 7. What is fork-join and types of fork-join?
- 8. Difference between fork-join, fork-join_any, and fork-join_none
- 9. What is the main limitation of fork-join in Verilog, and how is this overcome in System Verilog?
- 10. How to kill process in fork/join?
- 11.Illustrate how the errors of passing arguments to a function in incorrect order is eliminated in System Verilog.
- 12. What are the features added in System Verilog for function and task?
- 13. Why function has 0 simulation time?
- 14. What is callback?
- 15. What is a "void" function? Why do we use it?
- 16. What is "ref" & "const ref" function in System Verilog?
- 17. What is the difference between "forever" loop & "for" loop in System Verilog?
- 18. What is the use of "return" statement?



DAY: (5) (54)

Topic: Procedural Statements: initial, always, final, while, do while bacok - continue , Fook-join , took . Function . Forever loop.

- Gol () difference Between Anal and Initial Blocks? . The initial Block occurs at the start of simulation whereas · the final Block occurs at the end of the simulation without having any delays. So its the same as a function call that Can execute in Zero Simulation time.
- soin @ what is the use of always ff ? · always ff is for representing flip-flop.
 - · always_latch is for reprenting a latch with enable.
 - · always comb is too reprenting a combinational circuit. : The SV always ff procedure can be used to model synthesnoble
 - sequential logic behavious.
 - . Or always If is specially designed for sequential CHT WKE FF it executes on either the Assenge or nogedge of tooth & Variable used on the left side within this Block are not used anywhere with the module.
 - 5010 3 difference Blow Always comb & always Q(*)? always_comb always@ (*)

 - @ always comb is sensitue to sonsitivity list.
 - 3 always comb closes not permit 3 always Q(*) permit multiple process the same vaniable
 - 1 always comb automatically o always @(*) wait untill a change executes once at timo zero. occurs on a signal in the inferred
 - changes with in the contents @ always@(*) is any sensitive to of a function. | change to the agguments of a function-
 - multiple process to write to to write to the same Variable.

-	
	Page Page
301°@	what is final Black 2
•	Final Block IS Used
	is similar to initial Block it will execute at zero
	Simulation time. Co Block it will execute at zero
Belower	5 imulation time. Final Block is used final regulated to stant the Block.
Tenub 9	to start the Block.
	of Mark-Continue alaborate 2 Rule 000
	Break and Continue keywords are used to Control the loop
1.000	Both Break & Continue keywords can be used in all supported
	100ps C while, clo, while, forever, for, Greach, repeat).
40.00	Break Keywood is used to terminate the loop prematurely.
	Generally, Based on contain conclition the loop is terminated.
•	continuo keyword is used to jump the next Heralian
	Immediately without executing statements often the Continue keywood
80 m	Dillenonce Blu while & do while?
	while do while
	@ while loop executes till the @ whereas do while is executed
	Conclition in loop meets fail. first in do block then it
	means while loop executed only I stants to executes the while loop.
	when the Condition is solisfied. Similarly, alo while, condition is
A doug	Specified after the loan and contempte
Loop	early the Concutton is not satisfied,
	the statement within the loop are
	executed at least onco.
Sain	what is fook - join & types OF Fook - join ?
	in venilog, fook-join Construct is used to cocate now thread which
don 20	can our in parallel to coole cleffined in another Block.
	But in fook-join we must wait for all the increase that
	stanked inside the look-join to end before making next state
089	mont.

Ī


		o presto tento 8 femo mesto
	Synlox:	home of white sent of
had I relact	Fook Stalement;	10000 ot colonia a
2507	10 400 1949	Simulation time. And
loto		aloc to Sunchronization Between
· ·	or in System verilog forkjoin h	K = 1010 block, the Drocedural
	the processes, inside the root	- John 99
Atiu ni	Blacks as Statement execute po	mariety.
•	Types of fork-jain: 11 Thoro are	G Gay and
ano!	O Fook-join of fook-join	any (3) took-joint torte
		2.0.1.9
Soln (8)	Difference Ble fookjoin, fook-	oin any & took join hand
•	fook join: when a begin end Bloc	is used within took - block,
	the entire Black to execute as	
	atalement executing sequentially	Concretly Pased on Col
Many	eg: fook	Cak Lander and Alander
क्षाति हिन्दे	Statement 2;	begin
	Join	Stalement 1;
		Statement -2;
	of the officer of	begin of the sale
Issue) X C	Moder of something of 1	Statement 3;
lop,	after the do block there	end Statement-4;
	only sharts to executes the colife	1010 alread gardan a
24nmola	Park in our officer of the said	2 S. morfiloso At andall
Collins	100 Najonia any: The Statements within	fork join any executors such that
ane	if any one of the	Drocess within Block Completed
	11 Comes of the loop.	
	- Ale	
Molling to	Join_any	and the late to the
•	fork-join none: it will Come	Control Pollant & .
mon to	fork-join none: it will come out for to complete any process	oom the Block it does not
	on parama sedad bas at allerto	s in the Block.
		3513a/ 104 mag


	Date
5010 @	this overame in system veriling?
1	The main - unitation of fork win control of show is
	The man - unitalise
MUD 0	Static, that is, the are to
	Static, that is, the execution of the Code beyond the join is
	Completed
901m(0)	How to Kill Dances o Call
160 an 17	oisable fook.
	disable fook.
2000	The course the course and close and and a total a tota
So1™	in incorrect ander is also at a sign arguments to a function
e mout	in incorrect orden is eliminated in System Venilog.
	in argument pass by name, arguments can be passed in
	any cocles by specifying the name of the Subscutine anguments
	Court of the second of the transfer of the second of the s
SolDe	what are the feature added in System-veriling for Aunction
	TO TUBERON
Gustaco)	and tosk ? a all at about 29 poods une di la alactent
auther)	and tosk ? a all at about 29 poods une di la alactent
Adiei •	Basic difference related to delay the task & function remains the same here also.
Aldreit.	Basic offenence related to delay the task & function remains the same here also. Its optional to use begin end block in task and functions in SV.
Assing.	Basic difference related to delay Blue task & function remains the same here also. Its optional to use begin end block in task and functions in SV. task - endtask, function - enclfunction block are sufficient.
Aldier •	Basic difference related to delay Blue task & function remains the same here also. Its optional to use begin end block in task and functions in SV. task-endlosk, function enclipanted block are sufficient. To declare an automatic variable is a static task/function.
Aldren .	Basic difference related to delay the task & function remains the same here also. Its optional to use begin end block in task and functions in SV. task endtosk, function endfunction block are sufficient. To declare an automatic variable is a static task/function. System Venlag function can be static, automatic.
Assing.	Basic difference related to delay the task & function remains the same here also. Its optional to use begin end block in task and functions in SV. task endtosk, function enciferation block are sufficient. To declare an automatic variable in a static task/function. System Verilag function can be static automatic. Void function can be called from task as well as function.
Amendo Sarro	Basic difference related to delay the task & function remains the same here also. Its optional to use begin end block in task and functions in SV. task - endtosk, function - endfunction block are sufficient. To declare an automatic variable in a static task/function. System Verilog function can be static, automatic. Void function can be called from tash as well as function.
	Basic difference related to delay the task & function remains the same here also. Its optional to use begin end block in task and functions in SV. task endtosk, function endfunction block are sufflect. To acclare an automatic variable in a static task/function. System Verilog function can be static, automatic. void function can be called from task as well as function. Why function has a simulation time?
	Basic difference related to delay the task & function remains the same here also. Its optional to use begin end block in task and functions in SV. task end task, function enciferation block are sufficient. To declare an automatic variable is a static task/function. System Verilag function can be static, automatic. Voict function can be called from task as well as function. Why function has a simulation time? Function has no cielay or timing Cantrol's statements are permitted.
Soln (3)	Basic difference related to delay Blue Task & function remains the same here also. Its aptional to use begin end black in task and functions in SV. task endtosk, function enciforation black are sufficient. To declare an automatic variable in a static task/function. System Verilog function can be static automatic. voict function can be called from task as well as function. Why function has a simulation time? function has no cleary or timing cantrals statements are permitted. Can have output arguments instead of the function return.
\$\int \bar{0}{3}	Basic difference related to delay the task of function remains the same here also. Its optional to use begin end block in task and functions in SV. task - endtosk, function - endfunction block are sufficient. To declare an automatic variable in a static task/function. System veriling function can be static, automatic. void function can be called from task as well as function. Why function has a simulation time? function has no delay or timing centrals statements are permitted can have automatic anguments instead of the function return. in the invocation of a function their must be at least
Sol ⁿ (3)	Basic difference related to delay the task & function remains the same here also. Its aptional to use begin end black in task and functions in SV. task end task, function end function black are sufficient. To declare an automatic variable is a static task/function. System Verlag function can be static, automatic, void function can be called from task as well as function. Why function has a simulation time? function has no cleary or timing cantrals estatements are permitted can have autput arguments instead of the function return. in the invocation of a function there is must be at least one argument to be passed.
Sol ^o (3)	Basic difference related to delay the task of function remains the same here also. Its optional to use begin end block in task and functions in SV. task - endtosk, function - endfunction block are sufficient. To declare an automatic variable in a static task/function. System Verilog function can be static, automatic. Void function can be called from task as well as function. Why function has a simulation time? function has no delay or timing centrals statements are permitted. Can have output anguments instead of the function return. In the invocation of a function their must be at least

Sol Wwhat is call book? · Call backs are the empty methods available by default. If it is needed we can call them anything at all about the physical ciocuit, therefore the functione cannot contain any Himing Constructs. son @ what is "void" function ? why do we use it? · void function are Simply functions that have no return Value. · The Can be used whereever a statement is allowed. · wild represents its function that closes not return which was not possible in venilge function. · OR if you want to ignore the return value of function. Simply cost it to "void" Type. Soil @ what is sef" & Const " ref" function in System Verilog? · when sef is used the variable points to the address of the variable, of if any changes made to the of variable within the method its updated globally & the changes are visible on all the scopes. · But when the variable is declared as Const def, the value of the variable Cannot be changed, toying it through an error. Soln @ what is the use of "seturn " Stalement? · Return is used to return a value from the function . It setuan the value is the type of actuan type specified in function defination. · or A return stalement. Can return a value to the calling

Ques: 6 Difference between while and do while loop? explain with example.


- A while loop is a control flow statement that executes statements repeatedly if the condition holds true else loop terminates.
- Do while loop is same as while loop, but it is guaranteed that the loop will run for at least 1 iteration before coming out of loop.






Ques:5 Example of break-continue.







Difference between while and do while loop:


- In the while loop, a condition is checked first, and if it holds true statements will be executed else the loop terminates.
- In do while loop, even if a condition is not true, a loop can execute at once.





Ques: 2 Example for always_comb and always@(*).





Ques:16 Example of "ref" and "Const ref" function in System Verilog.

