It is my kind request to all of you please do a little research by yourself on following topics:

- 1. Why SV is used in Verification?
- 2. What is difference between SV & UVM?
- 3. Which are important SV features that help in Verification?

Another important homework for you is:

 Search jobs in Verification & check which have SV mentioned in the skillsets - Every Verification job needs SV.

100 DAY VERIFICATION

1.) why system verilog (SV) is used in Verification?

. Su has an ages Concept, which is mainly required in vorification

- System Venilog provide support for galolevel. ATL. Coverage, assertion &

Constructs.

inplementation & cops techniques for improving the venification environment.

is so we can asay that when clessing Complexity incresses so does the sequirement of better tools to clessing & venify it. & the System Venitage has obility to perform Constrained panelom Stimulation.

11.) what is difference Between Sv & uvm)

to verify design simulations.

. Uum is set of class ubrasies & a methodology reammonded

while building Testbenco in sui

methodology in which a rich set of functions are developed in its

Ubrang using Sv features make code-on usable and we structed.

Voiffairen?

Overage à assentions.

- Support for Constrained vandomization, which can be used to generate a wide rage of test inputs. Similar Coverage which allows for the tracking of analysis of the functional Coverage of a ciesign.

Topic: Cache Mapping

Homework: Read about various mapping techniques in cache - Direct, Associative, Set associative. Understand every detail & how mapping is done.

After going through the concept, answer below questions:


- 1. What are pros & cons of every mapping technique?
- 2. Which mapping technique is most optimized?
- 3. I have a RAM of 1 MB & cache memory of 4 KB in a word addressable system, where 1 word is 4 bytes. Consider every frame consists of 4 words, which means every frame has 4*4 bytes = 16 bytes. How are we going to map the frames from RAM in cache memory for each mapping technique? (In case of set-associative consider 4-way)


Tips to Solve this numerical:

Fully Set Associative - any frame can be placed in any cache line, so no need to solve. Any block of RAM can be moved to any cache line.

Direct mapping - find out which frame nos. in RAM will be mapped to which cache lines.

Set Associative - first calculate how many bits are for tag, set & frame offset. Now, calculate which frames in RAM can be mapped to which set(it can go to any of the 4 ways in the set)







10>	Pross & cons for every mapping:					
	Direct mapping:	cons				
l'S-	expensive that associative mapping	ouplacement for clota-tag values				
=>	ully associative mapping					
	Poos	Cons				
19	any stock can come any location	•> no. of conflict misses is more				
	number of conflict musses more so no o					
	hit has in creased.	then you understand got hit as must-				
3	Sel Associative mapping:-					
		It is most expensive as with the increse.				
NO.						
	the associative mapping.	TO COLUMN				
		mask 0.019-9-rad 0				
11:>	which mapping kernique is					
-	get associative mapping is	most optimized becaus it allows memory				
	Blocks to be mapped to multip	de cache location. its more flexibility is				
	Coiching & con secture the foogle	ung of cache missee. Its also provide				
200	faston assess times by tolowing	more clata in the cache.				
	ESTABLE BUILDING					
	STATE OF THE PARTY					
	The state of the s	NO MENTE DE LA COMPANION DE LA				
Walter State	THE RESERVE TO SERVE THE PARTY OF THE PARTY					
	The state of the s					

-	Summary: DAY®
0	There are 3 cache mopping Techniques:
	Odisect mapping: each black of main memory is mapped to a specific location
i	epied to coche.
::	Cons: lead to cache conflicts whon clata is read from multiple memories.
	The state of the s
41	@ set Associative mapping: each cache location can store multiple Blocks
	of main momosy. The cache is divided
	into sets, each set containts o fixed number of cache lines, each
100	Block of main momery can be mangen , carle 100
:.	Block of main money can be mappen to any cache line in anyse
	Pros: Reducas the charce chance of cache Conflicts.
	Coms: Complex to implement.
	3 fully Associative mopping: each stock of main money can be placed
	in any location of cache.
	PROS: most floxiblely in copying date from momosy and reduces
	Coche Confucts.
	Conis: Complex to manager and slower.
	and and to the theory of the graph of the transmitter of the transmitt
0	which trapping technique is most optimized?
-	set osciative mapping is most appinied because it we both direct
	mapping & associative mapping techique & because in cache consist
	of a number sets, each of which come to a social
	of a number sets, each of which consist of number of Blocks
-	set associtave mopping if of un Considered well-optimized as it provided
1	a good balance Blu Complexity of Corne Conflict reduction.
1	

DAY 3 - 100 DAYS VERIFICATION CHALLENGE

TOPIC: CACHE REPLACEMENT ALGORITHMS

DAY3 VERIFICATION CHALLENGE HOMEWORK: Understand Cache replacement algorithms for different mapping techniques. There are 3 major algorithms – LRU, MRU, FIFO. Analyze how replacement happens in each of these algos for different mapping techniques.

DAY3 VERIFICATION CHALLENGE:

- 1. What is the basic replacement criteria in all 3 algos?
- 2. Why does direct mapping not need any replacement algorithm?
- 3. I have a cache which can hold 8 blocks/frames from the RAM. Consider the cache is initially EMPTY. RAM has 128 blocks of 1 byte each in a byte addressable system. The processor requested blocks in following sequence: 127, 8, 0, 127, 3, 5, 7, 9, 6, 3, 8, 0, 5, 11, 19, 8. Calculate the no. of cache misses for Fully Associative Cache Mapping in LRU, MRU & FIFO.

Copyright @SwitiSpeaks -Sweety Pinjani


CIASSMATE

- 8	maur most Recently used: Euicts most Recently deffence Block. Euicts most Recently defence Block. Euicts m	
	Cache MRU 3 DO MRU	1
	so this is now the most secontly used come replacement policy	1
	(coche full 2 3 4 1 2 2 3 4 1	1
	cyclic pattern	t
	FIFO [FIRST IN FIRST OUT] - Fuicts Blocks from Cache in their Godon of arruel.	1
	- Coche Behave as a FIRST -IN-FRET Out Queue.	-
	1 by bs niss Radio = No. of misses *100% 2 by Total No. of Request	1
	@ Random Replacement :- Hit Ratio = (100- miss Patio) %	1
	- Evicts any Block from Cache at ranclom.	1
	- NOT implemented (used to be implemented in ARM anchitec	tung

	TRAIN IN THE SAME							
3	REPLACEMENT ALGO BASED PROBLEM							
-	I have car	he which	can hold	8 Blacks / A	omes	from	the AAM .	
_	Consider the cache is initially empty. AAM has 128 Blocks of							
	1 Bytes each is a byte addressable System. The processor requel							
	Blocks in following Sequence 198, 8, 0, 197, 3, 5, 7, 9, 6, 3, 8, 0,							
	11 1918 . calculate the No of cache, misses for fully associative							
	Cache mapping in LAU, MAU & FIFO.							
			ALL STORY	ω ₀ ω ₁ ω ₂ ι	19.	10		
	main memory - 128 Block			wo with the		15	134 20 20 20	
	C CARALL	0	22	wa wo we	W 89			
	Walley Die neue o		- B3 B4					
	= 781+				1:	30		
	WIZ U WILL S WIZE B81							
	mån memory							
	$S_{170} = 128$							
	• 610	ak approf :	10.0		1.9.6	3. 2. 0	. 5 11.19.0	
	:- LRU :- 128, 8, 0, 127, 3, 5, 7, 9, 6, 3, 8, 0, 5, 11, 19, 8							
A VALE	:- LRU :> MRU							
				0 127	LRO			
	uno ⇒ °	8	L	Ino⇒1 8		34		
		0		2 0	- 2 3			
	3	127	Jan Sa	3 3	+ =>	Total	cache miss=10	
	4 4 5	3		4 5				
		5	Q PH ON	3 7	+			
	6	7 6	RU ALMO	7 6	MRO			
	Cache							
	Coche 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1							
	101 10133 13 11			LIFO	1 8	S-200	Margine 9 and	
	NO OF HIT = 6			Uno=	2 0		No of Miss=11	
To the same					3 3		Total hit = 5	
_					4 5			
					5 7			
					G Cach			

1

-			Date Page	The Common of th			
3	REPLACEMENT A.		4	-0			
10	REPLACEMENT ALGO BASED PROBLEM	45 160 11 11					
	CALL (A) Nich A- 1 . 1						
-	Consider the cache is initially em	Taging!	tom the	AAM.			
-	Adres coch is a ri	10	103 108 Blocks	3 06			
	Blocks in following	ssabb System	. The proce	let ourse Tos			
	Blocks in following Sequence 128, 8, 0, 1127, 3, 5, 7, 9, 6, 3, 8, 10, 5, 5, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6,						
	Cache mapping in LRU, MRU & FIFO.						
	Cache mapping is LRU, MRU	& FIFO.	0	- Abrile			
			60 F @ 5				
	main momory = 128 Black	ω ₀ ω ₁ ω ₂ ω ₃ Θ					
	. 158	ma ma men 8		_			
	7		33	_			
	cache lines = 78°+	1	34				
	⇒8	= 1	- Orien	4			
		שנים ביוש ע נושן					
	main memory (RAM)						
		Sizo = 128					
	: Block sequet: 127, 8, 0, 12	7,3,5,7,	9,6,3,8,0,	5.11,19.8			
	;- LRU	Distribution	coche is ff	0			
	120 :>	MRU	LRO				
	Uno => 0 178	0 127	ZHO				
	1 8 Line	2 0	FOR MRU:				
	3 127	3 3	16. 11				
	4 3	4 511 19		ache miss=10 H m m m m 27,3,5,7,9			
TO RES	5 5	5 7		H H M 198			
		9		0.5111148			
	7 9 may 7 6 may						
	Coche		1				
	Total miss is 10.	Lifo:-	8-19	10			
FORL	RUZ MO OF HIT = 6	Uro= 2	0 8	No of Miss=11			
	M M M M M M M M M M M M M M M M M M M	3	3	Total wit = 5			
		4	5				
	8, 0, H, M, M, M, B.	5	7				
	0.0,0	c	9				
		1	6	1 1 m m m			
	FOR FIFO: 127,8	10. (21) 3, 5, 7	, g . g. 3 8 . 6	5) 6) 11, 19,8			
of here!		NOTEBUUK		The state of the s			



SUMMARY : DAYS

what is the Basic seplacement contenies in all 3 algorithms?

The purpose of using applacement algorithms is to incress the number of hills in the cache momenty.

IN LRU: This algos means that the least secontly used Black gets seplaced by the new Block, its likely that a significant secontly used black gets

replaced By the new Block, its likely that a Block which has been accessed the loast number of times will be accessed in the future.

IN MRU: This is the appesite of LRU, meaning the most secontly weel Block is seplaced by a new Block, signifying that a Block that hap been used very secontly is likely to be accessed further in the future.

Been used very secontly is likely to be accessed further in the future.

BIFO: neve we need to supplace the Block that entered the RAM first. This is similar to an ATM queue where the person to the arrived first for a transaction leave first, or the first person.

why does about mapping not needed any replacement algorithms.

direct mapping doesn't require replacement because hore, the

Block in the main memory is mappend to the same Block number in the main memory. For ex:- Blocko (Bo) of RAM is mappend to

Block D in the cache, Block I of RAM is mappen to Block I.

In the cache, and so on when we want to find a specific Block, only one search is required, if we find that Block its a hit otherwise, it's a miss. means the disadvantage here is that the hit rotio is poor.

DAY 4 - 100 DAYS VERIFICATION CHALLENGE

TOPIC: CACHE COHERENCE

DAY4 VERIFICATION CHALLENGE HOMEWORK: Understand Cache coherency, cache coherency mechanisms & cache coherence protocols?

DAY4 VERIFICATION CHALLENGE:

- 1. What is cache coherency problem?
- 2. Explain snooping mechanism?
- 3. What are cache coherency protocol? Explain below protocols:-
 - Write-invalidate
 - Write-update

Copyright @SwitiSpeaks -Sweety Pinjani

