

DAY 53 – 100 DAYS VERIFICATION CHALLENGE

Topic: AXI Protocol

DAY 53 CHALLENGE:

1. Describe various input & output ports of AXI protocol?
2. Explain functioning of AXI protocol?
3. What is meant by AXI bus?
4. Where is AXI protocol used?
5. What is deadlock in AXI protocol?
6. What is the handshake in AXI?
7. What is AXI ordering?
8. What are the three types of AXI protocols?
9. What is register slice in AXI?
10. What is AXI fifo?
11. How many channels are in AXI protocol? Explain the operation of each channel in detail.
12. What is AXI interrupt controller?
13. Explain the AXI response types?
14. What is fixed burst type?
15. Explain the concept of AXI 4KB boundary condition?
16. Difference between AXI3 and AXI4?
17. What is the difference between AHB and AXI protocol?

Topic: AXI Protocol

Solnⁿ Describe various input & output ports of AXI Protocol?

• AMBA AXI PROTOCOL Signal

Signal	Source	Description
1. AWID	Master	• write address ID.
2. AWADDR	Master	• write address, The 1st address in a write burst.
3. AWLEN	Master	• Burst length, 1-16 transfer in a burst.
4. AWSIZE	Master	• Burst size, 1, 2, ..., 128 byte per transfer
5. AWBURST	Master	• Burst type, Fixed, incrementing or wrapping
6. AWVALID	Master	• write address/control valid.
7. AWREADY	Slave	• write address/control accepted.
8. WID	Master	• write data ID, must watch AWID.
9. WDATA	Master	• write data, can be 8, 16, ..., 1024 bit wide.
10.WSTRB	Master	• write strobe, one strobe for each byte lane
11. WLAST	Master	• Last write transfer in a burst.
12. WVALID	Master	• write data valid.
13. WREADY	Slave	• write data accepted.
14. BID	Master/Slave	• write data ID, must match AWID
15. BRESP	Master/Slave	• write response.
16. BVALID	Slave	• write response valid.
17. BREADY	Master	• write response accepted
18. ARID	Master	• Read Address ID
19. ARADDR	Master	• Read address, The 1st address in a read burst.
20. ARLEN	Master	• Burst length, 1-16 transfer in a burst.
21. ARSIZE	Master	• Burst size, 1, 2, ..., 128 byte per transfer
22. ARBURST	Master	• Burst type, fixed incrementing or wrapping
23. ARVALID	Master	• Read address/control valid.
24. ARREADY	Slave	• Read address/control accepted.

25. RID	Slave
26. RDATA	Slave
27. RRESP	Slave
28. RLAST	Slave
29. RVALID	Slave
30. RREADY	Master

Read data address

Read data 10.

- Read data, can be 8, 16, ..., 1024 bits wide
- Read response
- Last read transfer in a burst.
- Read data valid.
- Read data accepted.

Soln ② Explain **functioning OF AXI Protocol?**

- AXI provides response signaling for both read & write transactions.
- For read transactions, the response information from the Subordinate is signaled on the read data channel using RRESP (Response Signal).
- For write transaction, the response information is signaled on the write response channel using BRESP.

Soln ③ What is **meant by AXI Bus?**

- AXI Bus meant "advanced extensible interface".
- AXI Bus is high performance, point to point, master slave bus with five independent channels for write address, write data, write response, read address, read data used to connect on-chip peripheral circuits (or IP Blocks) to processor cores.
- AXI standard is produced by ARM, and it is open.

Soln ④ Where is **AXI protocol used?**

- AXI protocol is widely used in system on chip designs, particularly in applications that require high speed & low latency data transfer b/w different components.
- processor cores, CPU, Automotive system etc.

AMBA AXI PROTOCOL

[ADVANCED EXTENSIBLE INTERFACE [AXI]]

- AXI, the third generation of AMBA interface AMBA 3 Specification.
- its targeted high performance, high clk frequency system design & suitable for high speed sub micro meter interconnect.

FEATURES OF AXI :-

- 5 channel (write address, write data, write response, read data response, read address).
- On chip, point to point communication protocol
- Burst based transaction with only start address issued.
- 128 byte data bus width support
- maximum 256 beat transfer in AXI4, 16 beat (AXI3).
- QoS (Quality of Support, cache, protection, user support)
- Separate address and control, data phases.
- Support for unaligned data transfer using byte strobes.

① Burst types :


- The AXI Protocol supports three different burst types that are suitable for.

① normal memory access

② wrapping cache line bursts

③ Streaming data to peripheral FIFO locations.

② Channel Connection Btw master & Slave Interface:



Soln 5) what is **deadlock in AXI protocol?**

- In AXI protocol, deadlock can occur when there are multiple channels dependent Btw them.
eg: if channel A depends on channel B & channel B depends on channel A.
- A deadlock can occur when both channels are trying to transmit data to each other but are unable to do so because of the circular dependence.

Soln 6) what is **handshake in AXI?** [To Complete 1 transfer, Valid=1, Ready=1]

- each of five independent channels consist of set of information signals. & uses a two way VALID & READY handshake mechanism. (VALID=1 means valid packet is being transferred).
- handshaking means transmit and receive the data from master and slave signal.
- The VALID signal goes from the source to the destination and Ready (READY) goes from the destination to the source.
- Ready indicate whether slave is ready or not to receive the next transaction.

Soln 7) what is **AXI Ordering?**

- The AXI protocol enable out-of-order transaction completion. It gives ID tag to every transaction across the interface.
- The protocol requires the transactions with the same ID tag are completed in order, but transactions with different ID tags can be completed out of order.

Soln 8) what are the **three types of AXI protocols?**

- ① AXI4 : For high-performance memory-mapped requirements.
- ② AXI4 Lite : For simple, low throughput memory-map communication.
- ③ AXI4 Stream : for high speed streaming data.

Solⁿ ⑨ what is **register slice** in AXI?

- The AXI Register slice can be used to register an AXI interconnect to provide timing isolation (at the cost of clock latency).
- A Register slice can be inserted at most any point in any channel, at the cost of an additional cycle of latency.

Solⁿ ⑩ what is **AXI FIFO**?

- The AXI Streaming FIFO allows memory mapped access to AXI Streaming interface. The Core can be used to interface to the AXI Ethernet without the need to use DMA.
- The principal operation of this Core allows the write or read of data packets to or from a device without any concern over the AXI Streaming interface.

Solⁿ ⑪ **How many channels are in AXI protocol?** Explain the operation of each channel in detail.

⑥ **AXI Consist of five different channels:**

- ① Read address channel
- ② write address channel
- ③ Read data channel
- ④ write data channel
- ⑤ write Response channel

- write address used to transmit the address / control signal to slave like length, size of transfer etc.
- write data channel used to transmit the data and receive the response from slave, Read address
- is used to send the master to slave to read the data from slave.

Solⁿ ⑫ what is **AXI Interrupt Controller**?

- The AXI interrupt controller receives interrupt requests from these peripherals & sends them to the appropriate CPU core to be handled.
- It also manages the priority of interrupts & performs a classification process to determine which interrupts belong to which interrupt handling resource.

Solⁿ ⑬ Explain the **AXI Response types**?

- In AXI write and Read signal response are available.
- during write response separate channel is available whereas during read there is only one channel to send data response.
- every data transfer has response whereas write response is followed by write transaction is completed.

Solⁿ ⑭ what is **fixed burst type**?

- in a fixed burst, the address remains the same for every transfer in the burst. This burst type is for repeated access to the same location such as when loading or emptying a peripheral FIFO.

Solⁿ ⑮ Explain the concept of **AXI 4KB boundary Condition**?

- 4KB is the smallest area an AXI slave may occupy in the memory map.
- Therefore, if burst did cross a 4KB boundary, the access could start accessing one slave at the beginning of the burst and then switch to another on the boundary.

Soln ⑯ Difference Btw AXI3 and AXI4 ?

AXI3

- ① AXI3 support fixed data width of 32, 64 & 128 bits.
- ② AXI3 does not support QoS

AXI4

- ① AXI4 retains the support for 32, 64 and 128 bit data width but introduce the capability to use 256 & 512 bit data as well.
- ② AXI4 protocol support 4-bit QoS (Quality of Service).

Soln ⑰ what is the difference Btw AHB and AXI Protocol ?

AMBA AHB

- ① single channel shared Bus.
- ② A 128 bit bus running at 100MHz.
- ③ don't have separate channel
- ④ write strobes are not supported

AMBA AXI

- ① multi-channel read/write optimized Bus
- ② A 64 bit bus running at 200MHz.
- ③ Have separate channels & separate handshaking.
- ④ write strobe are supported.