

## Ques:6 exaple for \$cast in system Verilog.


```
스 B 🖫 🖺 🦁 C 🐰 🗈 📵 🔉 원 원 원 👌 📥 🙏 🏋 🏟 🖵 🤈 🤈
 1 class base_class;
      function void print();
                 $display("calling from parent class");
      endfunction
 5 endclass
 7 class child extends base_class;
       function void print();
         $display("calling from child class");
11 endclass
12
13 module tb;
      base class base o;
14
15
      child ch1,ch2;
16
        initial begin
17
          ch1=new();
          ch1.print();
18
          base_o=new();
19
20
          base_o = ch1;
21
          base_o.print();
          if($cast(ch2,base_o))begin
22
23
                $display("casting is successfull");
                ch2.print();
24
25
             end
26
         else
27
                $error("casting is unsuccessfull");
28
        end
29 endmodule
-timescale 1ns/1ns
                                    Share
 Run Options @
                          # Loading work.tb(fast)
 -voptargs=+acc=npr
 Run Time: 10 ms
                          # vsim -voptargs=+acc=npr
Use run.do Tcl file
                          # calling from child class
Use run.bash shell script
                          # calling from parent class
Open EPWave after run
                          # casting is successfull
☐ Show output file after run
                          # calling from child class
Download files after run
                          # End time: 00:06:45 on Dec 18,2023, Elapsed time: 0:00:01
Examples
                          # Errors: 0, Warnings: 0
```

## Ques: 7 Example for static variable in system Verilog.





## Ques: 15 Write SV code to wait for a random delay in range 100 to 500ns.



## Ques: 16 Wrie a code to extract 5 elements at a time from a queue.

