

## DAY 83 - 100 DAYS VERIFICATION CHALLENGE

### Topic: UVM Phases

#### DAY 83 CHALLENGE:

1. Which are the three main types of UVM phases & the explain each phase they have in detail with syntax:
  - i. Build Phases
    - Build
    - Connect
    - end\_of\_elaboration
  - ii. Run-time Phases
    - start\_of\_simulation
    - run

Parallel Run-Time Phases

    - pre\_reset, reset, post\_reset
    - pre\_configure, configure, post\_configure
    - pre\_main, main, post\_main
    - pre\_shut\_down, shut\_down, post\_shut\_down
  - iii. Clean-up phases (extract, check, report, final)
2. Which UVM phases refers to the function and which phases are a task?
3. How can you start a UVM phase?
4. Can we have a user-defined phase in UVM?

## Topic: UVM PHASES

Q1) which are the three main types of uvm phases and the explain each phase they have in detail with syntax:

1. Build phases:

Build  
Connect  
end\_of\_elaboration

pre\_reset  
reset  
post\_reset  
pre\_configure  
Configure  
post\_configure  
main  
post\_main  
pre\_shutdown  
shutdown  
post\_shutdown

2. Run-time phases:

Start of simulation  
Run

3.

cleanup phases:

extract  
check  
report  
Final

UVM Component class also defines a set of phases that are used to manage the initialization and shutdown of the Component. The following are the different phase of a uvm Component, along with a explanation of each:-

- ① **Build phase**: its used to create testbench component.
  - build phase is the first phase of Component and its used to create and initialize all of sub-components of the Component.
  - This includes creating any necessary interfaces, sequencers, drivers or monitors & configuring them with the appropriate settings.
- ② **Connect phase**:
  - Connect phase is used to establish connection between the sub-components of the Component.
  - This includes connecting interfaces to drivers, sequencers to monitor and so on. The connect phase called after the build phase.



### ③ end-of-elaboration-phase :

- The end-of-elaboration phase is called after all of the components in the testbench have been created and connected. It is used to perform any final setup or configuration of the component.

Syntax :-

```
function void end-of-elaboration-phase (uum.phase.phase);  
endfunction
```

: Component using end-of-elaboration-phase : test.

### ④ start-of-simulation-phase :

- The start-of-simulation phase is called at the beginning of the simulation, after all of the components have been initialized and configured.
- It is used to perform any additional setup that is required before the simulation begins. Such as setting up design hierarchies, setting initial values and preparing for the actual simulation.

: Component using start-of-simulation-phase : test.

### ⑤ run-phase :

- The run-phase is the main phase of the component and is used to perform the actual testing.
- It is responsible for generating and driving transactions, monitoring the DUT and collecting coverage and other data.
- Run phase means (start component functionality) and component using run-phase : test, driver, monitor, sbd.

### ⑥ extract-phase : <sup>use</sup> extract\_phase Collect the outputs.

- The extract-phase is used to extract data from the simulation for analysis and reporting.
- This includes collecting coverage data, generating waveform & dumping other data that is needed for debugging & analysis.

: Component using extract-phase is test.



- ⑦ **check-phase**: its used to compare outputs.
- The check-phase is used to perform any checks or assertions on the data collected during the simulation.
  - This includes checking for errors in the DUT, verifying the correctness of the TB and reporting any failures or errors.
- : Component using check phase is rst.

- ⑧ **Report phase**: It is used to report status.
- The report phase is the final phase of the Component & is used to generate reports and summarize the result of the simulation.
  - This includes generating coverage reports, performance metrics & other data that is needed for analysis & verification.
- Syntax:

```
function void report_phase (vum_phase phase);
    ...
endfunction
```

- ⑨ **Run phase**: as a scheduled phases:
- Whenever run phase is called, a set of predefined phase run concurrently.
  - These phases are executed during actual simulation runtime when the verification environment functionality is actively testing the DUT.

sol<sup>n</sup> ② **which vum\_phase refers to the function and which phase are a task?**

- Only run-phase is a task that run concurrently (means time consuming phase) & other phase are function (non-blocking).

① **Build-phase** → function

- i> connect-phase      ii> endbf-elaboration
- iii> start\_of-simulation phase.

② **Run-phase** → task

③ **clean phase** → function

- i> check-phase      ii> report-phase      iii> final phase



Sol<sup>n</sup> ③ How can you start a uvm phase?

- run\_test() method in top module using then starts the functionality of all the components by run\_phase of every component automatically.
- instantiate uvm\_root as top, allocates memory, then calls top.run\_test().

Sol<sup>n</sup> ④ Can we have a user-defined phase in uvm?

- user defined phase in uvm can be inserted within the run phase and allows us to create and use our own defined phase.
- This can be done with the use of callbacks like exec-task & exec-function as all the phases can be extended either from uvm\_topdown\_phase,

uvm\_bottomup\_phase & uvm\_task\_phase:

: Steps for to create a user defined phase:

① Defined a new user defined phase.

```
class user_phase extends uvm_task_phase / uvm_top-down_phase
    uvm_bottomup_phase;
```

endclass

② use get\_uvm\_schedule function to add the new user phase in uvm schedule.

③ use of exec-task or execfunction depending on whether the phase will consume simulation time or not.

④ Finally insert the user phase within the preferred runtime phase.