

DAY 85 - 100 DAYS VERIFICATION CHALLENGE

Topic: UVM Driver & UVM Monitor

DAY 85 CHALLENGE:

1. Write a uvm driver template and explain each line.
2. Explain below methods in uvm_driver:
 - i. get_next_item
 - ii. try_next_item
 - iii. item_done
 - iv. put
3. Explain the protocol handshake between a sequencer and driver?
4. What is the difference between a pipelined and non-pipelined driver?
5. Write a uvm monitor template and explain each line.
6. What does a monitor do?
7. What is the difference between a monitor and a scoreboard in UVM methodology?
8. How do you connect a monitor with a scoreboard?

entityagi um2024

DAY: 85

Topic: Uvm Driver & Uvm Monitor

Soln Write a Uvm driver template and explain each line.

- A driver is written by extending the Uvm_driver.
- Uvm_driver is inherited from Uvm_component, methods and Tlm port are defined for communication between sequences and driver.
- The Uvm_driver is a parameterized with the type of the request sequence item and the type of the response sequence item.

⊙ DRIVER template:

```
class driver extends uvm_driver #(tx_class);
```

```
virtual intf_class vif;
```

```
'uvm_component_utils (extends_class_name)
```

```
// Constructor
```

```
function new (string name, uvm_component parent);
```

```
super::new (name, parent);
```

```
endfunction
```

```
// Build phase
```

```
function void build_phase (uvm_phase phase);
```

```
super::build_phase (phase);
```

```
if (uvm_resource_db #(virtual intf_class)::search_by_name (
    "GLOBAL", "INTF", vif, this)
```

```
endfunction
```

```
// Run phase
```

```
task run_phase (uvm_phase phase);
```

```
forever begin
```

```
seq_item_port.get_next_item (req);
```

```
req.print();
```

```
// drive (req);
```

```
seq_item_port.item_done ();
```

```
// drive
```

```
endtask
```

```
task drive (tx_class tx)
```

```
endtask // drive signal out.
```


- Run continuously with a forever loop.
- obtains the next transaction item after one complete.
- Bi-directional communication with the sequencer, item_done can send a response to the sequencer.

Solⁿ ② Explain below methods in Uvm driver:

i.) get_next_item:

This method blocks until a REQ Sequence item is available in the sequencer.

ii.) try_next_item:

- This is a non-blocking variant of the get_next_item() method.
- or its similar to get_next_item, but with the subtle difference.
- it attempts to retrieve the next transaction item without actually removing it from the sequencer's queue.
- or it will return null pointer if there is no REQ Sequence item available in the sequencer.

iii.) item_done:


- This is non-blocking item_done method. Completes the driven sequencer handshake and it should be called after a get_next_item() or successful try_next_item() call.
- or This method is typically called by the driven to inform the sequencer that it has finished processing a transaction item.

iv.) put:

- The put() method is a non-blocking method.
- it is used to place an ASP Sequence item in the sequencer.
- or this method is used to send a

Q3 Explain the protocol handshake between a sequence and driver?

- The connect between a driver and sequence is a one to one connection.
- multiple drivers are not connected to a sequence nor are multiple sequences connected to single driver.



- If we want to send the transaction from the driver sequence to the driver in order to provide stimulus to the DUT.
 - The transfer of request and response sequence items between sequence and their target driver is facilitated by a TLM communication implemented in the sequence.
- Start item: This request the sequence to have access to the driver for the sequence item & returns when the sequence

grant access.

finish item: This method results in the driver receiving the sequence item and its blocking method which returns only after driver calls the item done() method.

get_next_item(req): This is blocking method in driver that blocks until a sequence item is received on the port connected to the sequence.

item_done(req): The driver uses this non blocking call to signal to the sequence that it can unblock the sequence finish_item() method, either when the driver accepts the sequence request or it has executed it.

Solⁿ ④ what is the difference between a pipelined and non-pipelined driver?

- if the driver models only one active transaction at a time then it's called a non-pipelined model.
- or in a non-pipelined driver, the driver sends transactions one at a time & waits for the completion of each transaction before starting the next one.
- if the driver models more than one active transaction at a time then it's called a pipelined model.
- or in a pipelined driver, the driver can issue multiple transactions in parallel without waiting for the completion of each transaction.

Solⁿ ⑤ what does a monitor do?

- UVM monitor is a passive component used to capture DUT signal using a virtual interface and translate them into a sequence item format.
- These sequence items or transactions are broadcasted to other components like the scoreboard, coverages etc.
- it uses a TLM analysis port to broadcast transactions.

Solⁿ ⑥ what is the difference between a monitor and a scoreboard in UVM?

- | monitor | Scoreboard |
|--|---|
| <ul style="list-style-type: none">• a monitor is a component that observes pin level activity and converts its observations into transactions or sequence items.• it also sends these tx to analysis components through an analysis port. | <ul style="list-style-type: none">• A scoreboard is an analysis component that checks if the DUT is behaving correctly. UVM• Scoreboard uses analysis tx from the monitor implemented inside agents. |

Q1) write a uvm_monitor template and explain each line.

```
class monitor extends uvm_monitor;
```

```
virtual intf_class vif; // declare virtual interface
```

```
uvm_analysis_port #(tx_class) ap_port; // declare analysis port
```

```
tx_class tx;
```

```
uvm_component_utils (monitor)
```

```
// Constructor
```

```
function void build_phase (uvm_phase phase);
```

```
super.build_phase (phase);
```

```
→ if (!uvm_resource_db #(virtual intf_class)::read_by_name ( // Buildphase  
"GLOBAL", "x", "VIF" this);
```

```
ap_port = new ("ap_port", this);
```

```
endfunction
```

```
// run_phase
```

```
task run_phase (uvm_phase phase);
```

```
// capture the signal to be monitored
```

```
ap_port.write (tx);
```

```
endtask
```

```
endclass
```

- The user defined monitor is extended from uvm_monitor.
- uvm_monitor is inherited by uvm_component
- monitor samples DUT signal but does not drive them
- declare virtual interface and connect interface to virtual interface by using get method.
- declare analysis port and also declare transaction class instance
- add sampling logic to in run_phase.
- After sampling, by using the write method send the sampled transaction packet to the scoreboard.
- uses a one-to-many connection (Broadcast model).

DAY 86 - 100 DAYS VERIFICATION CHALLENGE

Topic: UVM Agent, config_db

DAY 86 CHALLENGE:

1. Write a uvm agent template and explain each line.
2. What are Active and Passive modes in an agent?
3. What is get_is_active() method in uvm_agent? Why do we need it?
4. What is uvm_config_db? Why do we need it?
5. What is uvm_resource_db?
6. Explain the difference between uvm_config_db & uvm_resource_db.
7. How set_config_* works?
8. What is the difference between set_config_* and uvm_config_db?
9. Can we use set_config and get_config in sequence?

DAY: 86

Topic: Uum agent, Config db

Q10 Write a uum agent template and explain each line.

- Agent Act as intermediates Btw the testbench and the UUT. They encompass drivers, monitors and sequences and help in organizing and managing the verification process.

```
class m_agent extends uum_agent;
```

```
    driver drv;
```

```
    monitor mon;
```

```
    sequence seq;
```

```
    coverage cov;
```

```
    'uum_component_utils ( m_agent)
```

```
function new (string name, uum_component parent);
```

```
    super::new (name, parent);
```

```
endfunction
```

```
function void build_phase (uum_phase phase);
```

```
    drv = driver::type_id::create ("drv", this);
```

```
    mon = monitor::type_id::create ("mon", this);
```

```
    seq = sequence::type_id::create ("seq", this);
```

```
    cov = coverage::type_id::create ("cov", this);
```

```
endfunction
```

```
function void connect_phase (uum_phase phase);
```

```
    super::connect_phase (phase);
```

```
    drv.seq_item_port.connect (seq.seq_item_export);
```

```
    mon.ap_port.connect (cov.analysis_export);
```

```
endfunction
```

```
endclass
```


Solⁿ ② what are Active and passive modes in an agent?

- In UVM active mode & passive modes have specific meaning related to the way a Component responds to events & transaction in the Testbench environment.
- Active mode: In UVM active mode refers to a mode of operation where a Component initiates transactions or events, such as sending request for driving signals.
- An active Component typically has a task or function that actively generates stimulus. Such as driver or Sequencer. or Active agents generate stimulus and drive to DUT.
- An active agent shall consist of all three Component driven, Sequencer & monitor.
- Passive mode: Passive agents sample DUT signals but do not drive them.
- A passive agent consist of only the monitor or Scoreboard.

Solⁿ ③ what is get_is_active() method in uvm_agent? why do we need it?

- The get_is_active() function is used to find out the type of agent.
- get_is_active() Returns UVM_ACTIVE if the agent is acting as an active agent & UVM_PASSIVE if the agent acting as a passive agent.
- The driver, Sequencer instance are created if it's an active agent and monitor instance can be created by default irrespective of agent type.

Solⁿ ④ what is uvm-config-db? why do we need it?

- uvm-config-db is a static class that provides a database for storing and retrieving configuration values.
- This database can be accessed from anywhere in the verification environment & can be used to pass configuration information b/w components that are not directly connected.
- The uvm-config-db provides two main functions: set() and get().
- The set() function is used to set a configuration value in the database, and takes three arguments: The first argument is the value to be assigned to that field and the third argument is the hierarchical path of the component that owns the field.
- The get() function is used to retrieve a configuration value from the database & takes two arguments: first argument is the name of the configuration field, & the second argument is the hierarchical path of the component that owns the field.
- One of the main advantages of using uvm-config-db is that it allows configuration values to be passed between components that are not directly connected. For example, a top-level testbench component can set a configuration value using uvm-config-db's set(), and this value can be retrieved by a lower-level component that does not have a direct connection to the top-level testbench.

Solⁿ ⑤ what is uvm-resource-db?

- It is a mechanism used in hardware verification to store & retrieve configuration & other data in a standardized way.
- uvm-resource-db is that it allows different components or modules within your verification environment to easily share & access data without having to establish direct connection or dependency b/w them.

Solⁿ ⑥ Explain the difference Between `Uum.config.db` & `Uum.resource.db`.

- All the methods declared in both them are static in nature so it should be declared with the scope resolution operator as `Uum.config.db::set()` and `Uum.resource.db::set()`.
- declaration of each one of them:

→ `Uum.config.db`:-

① Static function void set(`Uum.comp` Context, string inst name, string field name, T value)

② So `Uum.config.db` is primarily used in places to access the resource or parameter where hierarchy is important.

③ `Uum.config.db` is used when you want to set/get resource within `Uum` Component hierarchy.

④ The number of `Uum.config.db` are limited mainly 4 such as get, set, exists and wait modified.

`Uum.resource.db`:-

① Static function void set (input string group, input string name, T value, input `Uum` object access = null)

② While `Uum.resource.db` should be used in places to access the resource in case of non-hierarchical Context.

③ `Uum.resource.db` is used when you want to set/get resource except `Uum` Component hierarchy.

④ While the method for `Uum.resource.db` are more like get-type - get-by-name, read-by-name, read-by-type, write-by-name, write-by-type, set-anonymous.

Solⁿ ⑦ How Set-config-* works?

- When Set-config-* method is called, the data is stored w-o-t string in a table. There is also a global Configurable table.
- These function provides a standardized way to Set Configurable parameter for `Uum` Components making the environment more flexible and Configurable.

Q10) what is the difference Between Set Config* and Uum.config.db.

- Uum.config.db is a global configuration database provided by Uum for passing configuration information between different components in different hierarchies.
- it allows components at different levels of the hierarchy to share and retrieve configuration information.
- use set-config* for direct & specific configuration setting at the point where the configuration is needed.

Q11) Can we use set-config and get-config in sequence?

- yes we can use set-config* and get-config* methods in a sequence to set and retrieve configuration values for the sequence.
 - when you call set-config* on a sequence, it updates the configuration database with the new value for the specified configuration parameter.
 - This value can be retrieved using get-config* method. By using set-config* & get-config* methods.
- example:

```
class my.sequence extends uum.sequence #(my.tx);
  'uum.object utils (my.sequence)
```

```
function void body();
```

```
  if (!uum.config.db #(int) :: get(this, " ", "my-param",
                                     myparam.value))
```

```
    'uum.error (get_name(), "failed to get my-param.v
```

```
  end function
```

```
endclass
```


DAY 87 - 100 DAYS VERIFICATION CHALLENGE

Topic: UVM Scoreboard, UVM Testbench – top, test, env

DAY 87 CHALLENGE:

1. What is UVM Scoreboard?
2. What is the use of UVM Scoreboard?
3. Write a uvm_scoreboard template & explain each line.
4. How is scoreboard connected to different components?
5. What is an in-order and out-of-order scoreboard?
6. Explain below components in a UVM testbench with code:
 - i. top
 - ii. test
 - iii. env
7. How can you define custom types for use in your env?

DAY : 21

Topic : Uvm Scoreboard, Uvm Testbench, Top, Test, env

Solⁿ ① what is Uvm Scoreboard?

- Scoreboard compare the expected results with actual results from the DUT. They play a crucial role in verifying the correctness of the design.
- OR The Uvm Scoreboard is a component that check the functionality of the DUT. it receives transactions from the monitor using the analysis export for checking purposes.

Solⁿ ② what is the use of Uvm Scoreboard?

- Scoreboard is a verification component that contains checkers and verifies the functionality of a design.
- using scoreboard can check the expected and actual output with reference model.
- Scoreboard is a crucial part of the verification process, providing a mechanism to assess and validate the correctness of the DUT's behavior during simulation.

Solⁿ ③ How is Scoreboard connected to different components?

- In other components in the testbench send data to the Scoreboard via an analysis port by calling the ports write method. For example, a monitor collects data packet from the bus interface. The packet is complete when the bus operation has received or sent all the data associated with the transfer.

Soln 7) How to write a Uum scoreboard Template & explain each line

```
class my_scoreboard extends uum_scoreboard;
```

```
// factory registration
```

```
'uum_component utils (scoreboard)
```

```
// declaration of analysis port
```

```
uum_analysis_imp port # (tx class) ap_port;
```

```
// constructor
```

```
function new (string name, uum_component parent);
```

```
super::new (name, parent);
```

```
endfunction
```

```
// build phase to create object for ap port imp ports
```

```
function void build_phase (uum_phase phase);
```

```
super::build_phase (phase);
```

```
ap_port = new ("ap_port", this);
```

```
endfunction
```

```
function void write (tx_class tx);
```

```
endfunction
```

```
task run_phase (uum_phase phase);
```

```
forever begin
```

```
tx_class tx;
```

```
// implement comparison logic
```

```
end
```

```
endtask
```

- Compare actual output with correct outputs.
- often involves sending & receiving data: a queue is commonly used.
- Requires write functions for analysis ports.

Solⁿ 6) what is an in-order and out-of-order Scoreboard?

- in-order Scoreboard, transactions or events are processed and checked in the order they are received or generated.
- its useful for the design whose output is the same as driven stimuli. The Comparator will compare the expected and actual output streams in same order.
- The out-of-order scoreboard is useful for the design whose output is different from driven input stimuli.
- Based on the ITP stimuli reference model will generate the expected outcomes of ~~any~~ ^{any order} ~~unmatched~~ transaction generated from the Input Stimulus until the corresponding output has been received from the DUT to be compared.

Solⁿ 7) Explain below Component in a UVM Testbench with code

i) top ii) Test iii) env

i) Top:

- This is the topmost file, which connects the DUT & Testbench.
- it consists of DUT, test & interface instances.
- The interface connects the DUT and Testbench.
- or it refers to the top-level module or component within a UVM Testbench, and controls the overall verification process.

```
include "uvm_pkg.sv";
```

```
import uvm_pkg::*;
```

```
module top;
```

```
  bit clk, rst;
```

```
  class_intf Pif (clk, rst);
```

```
  initial begin
```

```
    clk = 0;
```

```
    forever #5 clk = ~clk;
```

```
  end
```

```
  initial begin
```

```
    run_test ("Base_test");
```

```
  end
```



```

initial begin
    uvm_resource_db#(virtual class_intf) :: set ("GLOBAL", '*', null, null)
end
endmodule

```

- Top-level wrapper for the entire Testbench.
- run_test function executes specific tests from the test class.
- Set the virtual interface required by various components.

② Test :

- specific type of uvm Component that represent test cases or test Scenario. each Test has its own verification environment.

```

class base_test extends uvm_test;
    env_class env;
    'uvm_component_utils (env_class)

```

```

function new (string name, uvm_component parent);
    super.new (name, parent);
endfunction

```

```

function void build_phase (uvm_phase phase);
    super.build_phase (phase);
    env = env_class :: type_id :: create ("env", this);
endfunction

```

```

// Class write_acl_base_test extends base_test;
// 'uvm_component_utils (write_acl_base_test)

```

```

// Constructor
NEW_comp

```

```

// Build_phase
function void build_phase (uvm_phase phase);
    super.build_phase (phase);
endfunction

```



```
task run_phase (uum_phase phase);
    wr_seq = base_test_seq;
    base_test_seq;
```

```
base_test_seq = wr_seq_base_test_seq :: type-id :: create ("base_test_seq");
```

```
phase.raise_objection (this);
phase.phase_done.set_drain_time (this, 100);
wr_seq.start (env.agent.sga);
phase.close_objection (this);
```

```
endtask
```

```
endclass
```

- ③ **Env**:- The environment is a container component for grouping higher level components like agents & scoreboard.
 • agent, coverage & scoreboard should be encapsulated within environment.

```
class environment extends uvm_env;
```

```
    agent magent;
```

```
    scoreboard sb;
```

```
    uvm_component_utils (environment)
```

```
function new (string name, uvm_component parent);
```

```
    super.new (name, parent);
```

```
endfunction
```

```
function void build_phase (uum_phase phase);
```

```
    magent = agent :: type-id :: create ("magent", this);
```

```
endfunction
```

```
function void connect_phase (uum_phase phase);
```

```
    super.connect_phase (phase);
```

```
    magent.mon.ap.port.connect (sch_imp_port);
```

```
endfunction
```

```
endclass
```