DAY 89 - 100 DAYS VERIFICATION CHALLENGE


Topic: UVM Testbench Architecture

DAY 89 CHALLENGE:

- 1. Explain:
 - i. Block level testbench
 - ii. Integration Level Testbench
- 2. How is coverage collection done in a UVM Testbench?
- 3. What is factory override in UVM?
- 4. What is BFM?
- 5. How do you assign a Virtual Interface in UVM?
- 6. Write a code to connect sequencer & driver in the connect phase.
- 7. What are the sub components in uvm env? Explain in detail.

	Artifyagi bum2024
	DAY: 69
	Too ! Hum Textbodes
-	Topic: Um Testbench Architecture
	The state of the s
000	Explain:
	1.> Block buel Testbench ii.> Talen
Inv.	Block buel Testbench: Block buel Testbench:
-	Black lovel Testbenches by venefying that on the connections between
-	in placks and fines a connections some
_	the Blocks are functioning connection, that close flows properly
_	nar parcipare interprets
_	associated in-coropi senoice foutine (ISR) software are
	it to cus es on resting the inclinicial Components or blocks in isolate
Ass	without considering how they interact with other parts of system.
	Interpration lovel Testbench:
4	· This lovel Testberich operales at a higher lovel compared to the block
	well and south house of the south one to the
lister.	· 119 designed to test how cufferent blacks or modules interact and
	work together within your overall system.
	Tolerachen land becking venifus that the Connection's Bereten Butter
	Allewand non penty Delivery
1.	the overall system Behaves as expected is every se
00	when all the Comparents are Combined.
	onen son ne disputes
Sain	a le com lestench de la com Testbench
- C	How is Ceverage collection clone in a cum Testbench? Coverage collection is an essential aspect of venifying the
	Cauprage collection is un
-	Completeness and consectness of your design. Completeness and consectness of your design. The second consectness of your design.
-	
1	the coverginal during
1	Governgeroup's in your tostberien the covergnoup during you then instantiate & configure the covergnoup during Testberich Companents & you can sample the covergnoup method. Simulation to collect Coverage information "sample ilself.
1	Testbench components & you can surplied "sample was
1	Jou than instantiate & configure the coverage information "sample sample sample sample sample sample sample sample sample. Simulation to collect Guerage information "sample.) "method. Code Guerage is automatically collected by the tool isself.
1	· Code Querage is automatically

Soin 3 what is factory overside in wins · Reusablucy is the main advantage of the our Tostbench. In replace the components in TB, we need to replace the component & their abjects in their parent Components. Uum factory & used to do this. . The purpose of the factory is to replace the object of one type with the its disued type from the top love test class. . Therefore we need not touch the Testbench code This is Collect oversiding the companions. 10 These and two types of oversiding 13 Overoftle by type & 113 Overoftle by Instanco. . Before oversioning we need to register the component with factory & Construct it. · Or The purpose of the factory oversiding is to replace the abject of one type with the chiwel type from the top land lest class without touching the Testbench code. This is called oversich the component. Som (4) What is BFM? . A BEM (Bus functional model) is a more generic compt. . The Bfm for a charge interact with the DUT by both dailing & Sampling the DUT signals. . Bfm ciscubes the functionality & provides # a cycle accurate interface to DUT. consistence of your design. Soins How do you assign a violate lintenface in cum? . This can be done using the configuration data base. using config do the viotual intenface can be set in the top lovel component is a particular name and using the Same name of can be get in its lower level components oum config alo # (Wishual intf) " set (null, "KEY!", "KEY2", Pif)



DAY 90 - 100 DAYS VERIFICATION CHALLENGE

Topic: UVM Testbench to DUT Connections

DAY 90 CHALLENGE:

- 1. Explain with an example how uvm_config_db can be used to pass a virtual interface from top to agent?
- 2. Write a code for virtual interface in uvm which has:
 - i. Port declarations
 - ii. Signal & Variable declarations
 - iii. Modports
 - iv. Other interfaces
 - v. Any other system Verilog code as need be
- 3. Illustrate with an example how to use parameterized interfaces with the uvm_config_db
- 4. How can you connect abstract class with a concrete class in UVM?

Astifyog_vum2024

DAY 1 90

Topics: uum Testbench To our Connections

9010 0 Explain with an example how wom config db can be used to pass o violual interface from top to agent? user defined Types els directly into the Configuration data hase . we can utilize this feature affectly & use set () method & get() method coll to place and retire the Viotual interface to / form configuration database.

sol 1 Illustrate with an example how to use parameterized interface cum config -db it some to

Panameterized interface passing throug config-018:-

module top;

initial begin

our config-db#(intenfaco #(N)) :: Set (null, "KEY!", "inf". Pif);

endmodule

class claives exlands uvm daiven;

violual intf#(N) v-intf;

if (burn config-clb # (intf # (N)) :: get (this, " ", " ", v.intf);

goin @ How can you connect abstract class with a Concrete class in oums . in our you can abstract class with a concrete class by in healt the obstract class in the concrete class wing factory overside.

· The obstract class can contain method and properties that canble used in both the abstract & concrete classes. The concrete class can then overalle any method or extends any properties from class

sollo waite a code for viatual interface in vum which has. is post electoration: . Post declaration include clock (CIK), reset (TST), data (data) & Control Signals (Valid & ready). . signal one vaniable declaration: it include internals Sygnals and variable used within the interface. ations in other on some so he · modports: · modposts master & slave define different view of the interface. · another interface: another interface is also included within the violent interface · Constructor () initializes to other in terface instance. - interface: interface intf [logic input clk188+); logic [3:0] data; logic [3:0] adds; madpost: machost master mp (input cik, input ast idata, owput rolata); interface other interface; 11 define offer interface signal mothers endinterface function new (); Other Inffint = new(); enofunction (month vi) stand of will endinterface