

DAY 81 - 100 DAYS VERIFICATION CHALLENGE

Topic: UVM Basics

DAY 81 CHALLENGE:

1. What is UVM? What is the need if UVM?
2. Why is UVM considered as a Methodology & not a Hardware Description Language?
3. What is the difference between SV & UVM?
4. Is UVM independent of System Verilog?
5. What are the disadvantages of UVM Methodology?
6. Draw the UVM testbench & explain each component with Syntax & the methods used:
 - i. Sequences
 - ii. Sequence
 - iii. Driver
 - iv. Monitor
 - v. Agent
 - vi. Env
 - vii. Test
 - viii. Scoreboard
 - ix. Subscriber

DAI : @1

Topic: UVM Basics

solⁿ ① what is UVM?

- what is the need if UVM?
- Uvm - Universal Verification Methodology. uvm is a methodology based on System Verilog language.
- its not a language on its own. it is standardized methodology that define several Base classes.
- Uvm is a well defined class Library which has reusable Verification Components & object already available. using them we can build a Verification environment with ease.
- Uvm has 300+ Base classes & macros, whereas in uvm you can directly use them by extending from the already available base class.

solⁿ ② why is UVM considered as a methodology & not a Hardware Description language?

- Uvm is a methodology (a set of guidelines and a class library) that is built on top of System Verilog language.

solⁿ ③ what is the difference Between SV & UVM?

System Verilog Test Bench

- ① No Base classes
- ② we use class override concept to override the components
- ③ No Configuration obj.
- ④ Components are connected using mailbox and queue.
- ⑤ No phases
- ⑥ No Reporting mechanisms.

UVM Test Bench

- ① Base classes are present
- ② we use factory override method to override the components
- ③ Configuration obj set/get methods are used to present.
- ④ Component are connected using tm and analysis ports.
- ⑤ phases are present to provide synchronization Btw various components used in the testbench.
- ⑥ Reporting mechanisms helps to debug faster.


Solⁿ ④ Is Uvm independent of System Verilog?

- Uvm is build on System Verilog, which provides better way of verification, more random constrained verif. it is re usable.
- Uvm is a methodology but System Verilog is a programming language, and uvm also have pre-implemented Base classes.

Solⁿ ⑤ what are the disadvantage of Uvm methodology?

- learning curve is very high.
 - it takes a lot of code to create basic testbench class
- But these bottleneck can be reduced via using a automated tool.
- still developing and not perfect/stable.

Solⁿ ⑥ Draw the Uvm Testbench & explain each Component with the syntax & the methods used:



Testbench Components / Objects:

① Sequence :

- field required to generate the stimulus are declared in the sequence item
- Sequence item is written by extending uvm_seq_items;
- generating the randomized stimulus.

② Sequence : Sequence generates the stimulus & send to driver via Sequences.

- Sequence is written by extending uvm_sequences, there is no extra logic required to be added in the sequence.

```
typedef uvm_sequence (tx_class) seq;
```

③ driver :

driver receives the stimulus from Sequence via Sequences & drive on interface signals:

```
driver extends uvm_driver#(tx);
```

④ monitor :

monitor samples the out signal through the virtual interface & convert signal level activity to the transaction level.

```
monitor extends uvm_monitor;
```

⑤ Agent :

An agent is a container class contain a driver, sequence & monitor.

```
agent extends uvm_agent;
```

⑥ Env : environment is the container class, it contains one or more agents, as well as other components such as scoreboard, top-level monitor & checker.

```
env extends uvm_env;
```

⑦ scoreboard : it compares the actual value & expected output.

```
scoreboard extends uvm_scoreboard;
```

⑧ Test : Test defines the test scenario for the tb.

```
Base_test extends uvm_test;
```

⑨ Subscriber : it subscribes the broadcaster i.e. analysis port to receive broadcasted transaction.