

Basic FIFO block diagram

Artityagt_verilog

FIFO: FIRST IN FIRST OUT

- · FIFO is a design that stetumns the data Mote: Flags in FIFO: in first in first ow orden .
- :- THERE ARE TWO TYPES OF FIFO'S! 1.) Synchronious FIFO (Same clock freq) 2.) Asynchronous FIFO (cuffrent clock)

Synchronous Fifo:-

· IN Synchronous FIFO, dala stend and write operations use the same clock Foequincy. usually, they are used with high CIK Forguency to Support high Speed System


· FIFO Should have 2 owpul Signals, full and empty to indicate its status. 113 WOOK LIKE Flag.

Full = 1

- indicates that FIFO is full.
- don't do furthes white since I am full.

Empty =1

- that FIFO is empty.
- don't do funthos woute Sinco I am full.



· Processes: 2 Processes 1.) woulte to the FIFO. From the FIFO. 2.> Read

O FIFO woulte operation:

- FIFO Can stose | weite the war-dato at every poseedge of the cik based on weren Signal till it is full.
- The well-pt incremented on every alata wellte in FIFO memory.

SYNCARONOUS FIFO OPERATION:

SIGNALS (means PORT'S) :-

waren :- waite enable war data : - walte data input full :- FIFO is full

:- FIFO is empty Toggle the war-toggle-f or ord-toggle-f.

oden : read enable rolata.i :- read data input · read pointer W-pt

@ READ OPERATION:

- The clata Can be taken out or read from the FIFO at every posedge of the cik bosed on the rd-en Signal till is emply.
- The gread ptr gels incremented on every data read from FIFO memory.

- € why we need FIFO?
- A FIFO is an among of memory Commonly used in handware to transfer, transfer data between two circuits with diffrent clocks.
- chip operation is all about data bansfer.
 - ex: talking over phone is a data toons fen . Sending message is clata bansfer.
- FIFO uses a dual port memory and there will be two pointers to point sead and welle address.
- @ FIFO FULL and FIFO empty flogs are of great Concern as no data should be weiften in full Concultom. and - no data should be gread in empty Condition as it can lead to loss of data or generation of non reburnt
 - · The full and empty Condition of FIFO Controlled using Binary or guay pointer "
 - · while The guay pointer are used for generating full and empty Condition for Asynchronous Fifo.
 - @ POINTERS TO CONTROL OPERATIONS:
 - · write pointer and Read pointer:
 - There are two pointer, weale-pto ong sead-bp
 - which helps in Steening the clata into ande out of the momory array.

- · They store the waite and stead address value associated with the memory amay . after each sucessful data well and or read , the corresponds pointer & incremented by one to point to the next actornoss.
- · read pointer and wente pointe should be one bit higher than swood and wents address.





fig: Synchronous FIFO

- :- does FIFO required address ? Not required its has pointer (readpointer and welk-pointer.
- :- for every write read happening, book the next would read Position using a write pointer and read Pointer.
- 1 whonever welle happens, increment wel-plo by 1.
- @ whonever read happens, incoment rel-ph by 1 .



- · wst-pter and red-pter are matching, toggle flags are not matching = Full
- · wel-pter and od-pter are matching, togglo flags are also matching = EMPTY
 - :- Application OF FIFO:-
- · FIFO memosy used For buffering applications frequency. 03 when data needs to be stored Emporarlly.
 - · FIFO is Toleal For high Speed Communications which could lose data.
 - · Some example of Synchronous Communication are in-person moeting. massages.

@ cuffrence Between Synchronous and Asynchronous FIFO ?

Synchronous FIFO:-- A FIFO (FIRST IN FIRST OUT) is 9 Buffer with Separate read and write ports for sending signals I dater.

· Synchronous Fire and Asynchronous Ette both are Controlled by the clock from Same clomoun means same clock

ASYNCHRONOUS FIFO:-

- . In case of an asynchronous FIFO Both seed and well poots are from sufferent clock frequency.
 - · usually Asynchronous FIFO is a Solution for clock domain crossing, If the clate are moving a faster clock frequency to a slow clock freezing, Asynchronoup FIFO is used.

```
File Edit Tools Syntax Buffers Window Help
스 및 및 본 | 9 명 | X ® 18 | 2 원 원 본 | 급 호 기 최 = | ? 12
 1 module fifo(clk_i,rst_i,wdata_i,wr_en_i,rd_en_i,full_o,empty_o,error_o,rdata_o);
 2 parameter DEPTH=16;
 3 parameter WIDTH=4;
 4 parameter ADDR_WIDTH=$clog2(DEPTH);
 5 input clk_i,rst_i,wr_en_i,rd_en_i;
 6 input [WIDTH-1:0]wdata_i;
 7 reg [ADDR_WIDTH-1:0]wr_ptr;//these signals are internal signals ,need not to declare inside portlist
 8 reg [ADDR_WIDTH-1:0]rd_ptr;
 9 output reg empty_o,full_o,error_o;
10 output reg [WIDTH-1:0]rdata_o;
11 integer i;
12 reg wr_toggle_f;
13 reg rd toggle f;
14 reg [WIDTH-1:0]fifo[DEPTH-1:0];//fifo(is memory)declaration
15 always@(posedge clk_i)begin
16
       if(rst_i==1)begin
17
           full_o=0;
18
           empty_o=1;
19
           rdata_o=0;
20
           error_o=0;
21
           wr_ptr=0;
22
           rd_ptr=0;
23
           wr_toggle_f=0;
24
           rd_toggle_f=0;
25
           for(i=0;i<DEPTH;i=i+1)begin
26
               fifo[i]=0;
27
           end
28
29
       else begin
30
           if(wr_en_i==1)begin
31
               if(full_o == 0)begin
32
```

fifo.v (~\Desktop\sure_trust assignment\Synchronous_FIFO) - GVIM

```
fifo.v (~\Desktop\sure_trust assignment\Synchronous_FIFO) - GVIM
File Edit Tools Syntax Buffers Window Help
```

60

61

62

63

error_o=1;


end


end

end

```
32
                    error_o =0;
                    fifo[wr_ptr]=wdata_i;// write data(wdata) will be assigned to the write pointer
33
34
                    if(wr_ptr == DEPTH-1)begin
                        wr_ptr =0;
35
                        wr_toggle_f = ~wr_toggle_f;
36
37
                    end
38
               else begin
39
                   wr_ptr = wr_ptr+1;
               end
40
41
           end
42
           else begin
43
               error_o=1;
44
           end
45
       end
46
       else begin
47
               if(rd_en_i==1)begin
48
                   if(empty_o == 0)begin
49
                        error_o =0;
50
                        rdata_o=fifo[rd_ptr];
51
                        if(rd_ptr == DEPTH-1)begin
52
                            rd_ptr =0;
53
                            rd_toggle_f = ~rd_toggle_f;
54
                        end
55
                   else begin
56
                        rd_ptr = rd_ptr+1;
57
                   end
58
               end
59
               else begin
```

```
45
       end
46
       else begin
              if(rd_en_i==1)begin
47
48
                  if(empty o == 0)begin
49
                      error o =0;
                      rdata o=fifo[rd ptr];
50
51
                      if(rd ptr == DEPTH-1)begin
52
                          rd ptr =0;
                          rd toggle f = ~rd toggle f;
53
54
                      end
                  else begin
55
56
                      rd ptr = rd ptr+1;
57
                  end
58
               end
59
               else begin
60
                  error_o=1;
61
               end
62
            end
63
       end
64 end
65 end
66 always@(*) begin
       full o =0;
67
68
       empty o = 0;
       if(wr_ptr==rd_ptr && wr_toggle_f==rd_toggle_f)begin
69
70
           empty o = 1;
71
       end
       if(wr_ptr==rd_ptr && wr_toggle_f==rd_toggle_f)begin
72
73
           full o =1;
74
       end
75 end
76 endmodule
```





```
File Edit Tools Syntax Buffers Window Help
1 `include "fifo.v"
2 module tb;
3 parameter DEPTH=16;
4 parameter WIDTH=4;
5 parameter ADDR_WIDTH=$clog2(DEPTH);
6 reg clk_i,rst_i,wr_en_i,rd_en_i;
7 reg [WIDTH-1:0]wdata_i;
8 //reg [ADDR_WIDTH-1:0]wr_ptr;//these signals are internal signals ,need not to declare inside portlist 9 //reg [ADDR_WIDTH-1:0]rd_ptr;
10 wire empty_o,full_o,error_o;
11 wire [WIDTH-1:0]rdata_o;
12 integer i;
13 //wire wr_toggle_f;
14 //wire rd_toggle_f;
15
16 fifo #(.DEPTH(DEPTH), .WIDTH(WIDTH), .ADDR_WIDTH(ADDR_WIDTH)) dut(clk_i,rst_i,wdata_i,wr_en_i,rd_en_i,full_o,empty_o,error_o,rdata_o);
17
18 initial begin
19 clk_i = 0;
20 forever #5 clk_i = ~clk_i;
21 end
22
23 initial begin
24
       rst i=1;
25
        wr_en_i=0;
       rd_en_i=0;
26
27
        wdata_i=0;
28
        #30;
        rst_i =0;
29
        for(i=0;i<=DEPTH; i =i+1)begin</pre>
30
31
            @(posedge clk_i)
```

b_fifo.v (~\Desktop\sure_trust assignment\Synchronous_FIFO) - GVIM

wdata i =\$random:

32

- ы

```
for(i=0;i<=DEPTH; i =i+1)begin</pre>
30
31
           @(posedge clk_i)
32
           wdata_i =$random;
           wr_en_i=1;
33
34
       end
           wdata_i = 0;
35
           wr_en_i =0;
36
       for(i=0;i<=DEPTH; i =i+1)begin</pre>
37
38
           @(posedge clk_i)
39
           rd_en_i=1;
40
       end
41
           rd_en_i=0;
42 end
43 initial begin
44 #500;
45 $finish;
46 end
47 endmodule
```