

Asynchronous FIFO DESIGN


Asynchronous Verilog

Asynchronous FIFO :-

- write to the FIFO and READ from the FIFO happen on different clocks.
- most of the times, we use Asynchronous FIFO.


FIFO are often used to safely pass data from one CLK domain to another asynchronous CLK domain.

Wherein two clock domain are asynchronous to each other.



① FIFO STRUCTURE

② Basic operation of asynchronous FIFO :-




- we have two pointers in particular which will control whole operations the pointers are
 - 1) read pointer
 - 2) write pointer

∴ So read pointer is used to read the data from the FIFO

∴ write pointer is used to write the data to the point.

- read pointer and write pointer are controlled by using write clk and write enable clk.
- So write enable and write clk and controlled the read pointer.
- whereas read pointer (rd_ptr) is controlled by read enable (rd-en) and read_clk (rd_clk).

Block diagram :-



∴ in this diagram consists of three module

- 1) memory module
- 2) write pointer module
- 3) read pointer module


- for FIFO memory, we need to have a write pointer to write data so this is called write pointer
- we need to read the data from FIFO memory we have read pointer module.

Asiidyagi-verilog

- This read pointer module and write pointer module operate two different clk. that is wclk (write clk) and rclk (read clk)
- So two modules communicate on two different clocks so we send data the data will be not synchronized so it will get wrong data. or mismatch.
- we use to Synchronizers.


① SYNCHRONIZER:-

- Synchronizers are made of 2 flip-flops.
- Sync-rw, is a synchronizer that is used to synchronize the read pointer to the write clk domain.
- as fifo operating at two different clk domains.
- this synchronized read pointer will be used by the wptr-full module to generate the FIFO condition.
- This module contains only flip-flops that are synchronized to write clk. No other logic is included in this module.



- Sync-wr, this synchronizer module that is used to synchronize the write pointer to read clk domain.

- this is used write pointer will be ptr-empty module generate FIFO empty condition.
- This is used only contains flip-flop that are synchronized to the read clk. No other logic is included in this module.



- Synchronizers help to reduce metastability to a great extent.

- we need to design a counter which can give Binary and Gray outputs.
- The need for Binary Counter is to address the FIFO memory. i.e → write and read address. need of Gray Counter is for addressing Read and write pointers.

② Signals

wr.en : write enable
wr.data : write data

Full : FIFO is full

empty : FIFO is empty

rd.en : read enable

rd.data : read data

: binary write pointer

: gray write pointer

① FLAG IN FIFO:



- Asynchronous FIFO provides us with following two flags. to determine the status and to interrupt the operation of FIFO.

1. > EMPTY flag:-

- ∴ This flag is useful to avoid the case of invalid request of read operation when the FIFO is already empty.

2. > FULL flag:-

- ∴ This flag is useful to avoid the case of invalid request of write operation when the FIFO is already full
- ∴ when signal the status counter reach the maximum FIFO depth it will assert FIFO Full signal &
- when its value zero it will assert FIFO empty



② POINTER To Control OPERATION:

• write pointer

- The write pointer always points to the next word to be written, therefore on reset, both pointers are set to zero which also happens to

be next FIFO word location to be written,

if (write pointer == Synchronized Read pointer [4:3], Synchronized Read pointer [2:0])

then Full = 1;

Read pointer:

- The output of Synchronized read-wptr-syn is fed as an input to the Read pointer to generate Empty Condition:

if (Synchronized write pointer == Read pointer) &&
(Synchronized write ptr [3:0] == Read ptr [2:0])

then EMPTY = 1

∴ [This is Empty and Full logic generation]

NOTES:-

• Status Signals:-

- Full: High when FIFO is Full
- EMPTY: High when FIFO is empty.

• Counter:-

- Counter will be incremented if:
→ write takes place and read pointer takes place, means
whenever write happens, increment wr-ptr by 1.
whenever read happens, increment rd-ptr by 1.

③ SYNCHRONIZER:-

- Synchronizers are made of two D flip-flops as fifo operating 2 different clock frequency so there is a need to synchronize write and read pointers for generate empty and full flag.

① why Synchronization is need?

- wrt. ptr work with write_clk \rightarrow So we need read pointer.
- rd. ptr work with read_clk So we need write pointer.

② Synchronizes help to avoid metastability.

NOTE :-

- \Rightarrow FIFO does not have address lines.
- \Rightarrow FIFO is used for Synchronization purpose. i.e. when two peripherals are working in different clock frequency then we will go for FIFO.

③ difference Between Synchronous FIFO and Asynchronous FIFO :-

- FIFO (First in First out) are Commonly used for Synchronizing across two process and when you have need for temporary storage. One Source read out and other Sources write to the FIFO.
- In a Synchronous FIFO, both the read and write signal have have same clock and hence this is used in application that needs temporary storage while processing, all in a single clock frequency.
- In a Asynchronous FIFO, the read

and write clock are different which means the write to the FIFO happens in clock domain and the read happens in different clock domain.

Schematic (2)

188 Cells 16 I/O Ports 192 Nets

