

## **FEATURES**

- Easy upgrade to new standards
- Buffered output drivers to antenna
- Advanced integrated demodulator and decoder
- Integrated RF level detector
- Small 59-ball TFBGA (4.5mm x 4.5mm x 1.2mm) package
- HF RFID Reader
  - Supports ISO 15693
  - Supports ISO 18000-3, mode 1
  - Supports ISO 14443A
  - Supports ISO 14443B
- Near Field Communication
  - NFCIP-1, NFCIP-2
  - ISO 18092 compliant
  - · Peer to Peer communication
  - Bit rate from 106k up to 1.6Mbps
- Card Emulation Mode
  - Supports power by the RF field when cell phone power is off
  - Supports ISO14443A
  - Supports ISO14443B
  - Supports ISO15693

#### ■ Built-in 8051 Microcontroller

- 32KB Program SRAM
- 32KB Program ROM
- 8KB RAM
- Integrated 128KB non-volatile memory to store data and executable code for customization

#### Security Engine

- True random number generator
- Unique serial number on each die
- DES/3DES accelerator
- AES accelerator

#### Host Interface

- USB1.1
- I<sup>2</sup>C
- SPI
- UART

### ■ Single Wire Protocol (SWP) Interface

- Fully compliant with ETSI TS 102 613 Release 7
- Supports ETSI TS 102 622 Release 7 HCI protocol


#### ISO7816 Master Interface

Supports T=0 and T=1 protocols

### Operation

- Frequency: 13.56 MHz ± 7 KHz
- Low power consumption
- Low standby current: <50 μA
- Hard power down current: <5µA


## **BLOCK DIAGRAM**



The modulator and the demodulator are analog circuits. The CXO is a 13.56 MHz crystal oscillator which provides a reference for the internal PLL to generate the 60 MHz clock for the CPU and USB.

GPIO[7:0] can be configured as GPIOs, or used for special Interface such as UART,  $I^2C$ , and SPI to interface with different host or device. GPIO[6:4] are used as inputs to configure the BootLoader mode for the MSR3110, details of which being described in the Operation section.

## SYSTEM APPLICATION DIAGRAM



## **GENERAL DESCRIPTION**

The MSR3110 HF NFC is a leading chipset which supports 15693 and 14443A/B protocols and provides built-in NFC (Near Field Communication) functions. The HF reader integrates various host interfaces including UART, IC, SPI and USB, making it very easy to connect to any host with such interface as PC, PDA, and mobile phone.

No additional crystal is needed when connecting the MSR3110 to Host using the USB, which is advantageous in that it saves both cost and space for use on space-limited devices such as mobile phones and PDAs.

The first function of the MSR3110 is the reader/writer; by connecting it to PC via USB or UART interface, users may send ID to PC after detecting tags. The LED shows the status of the reader, while the Buzzer indicates that there is a tag that had been read back.

The MSR3110 integrates an 8051 microprocessor and 32KB programming SRAM.

Moreover, the MSR3110 has built-in NFC function, capable of being used as a contactless communication tool for transferring data, pictures, maps or videos.



## **GENERAL REQUIREMENTS**

The MSR3110 HF NFC is able to read/write multi-standard tags and provide 300 mW power at the inductive antenna. The ASIC general requirements and associated specifications for system implementations are summarized below.

Parameter	Min	Тур	Max	Unit	Condition
3.3V Supply Voltage	2.7	3.3	3.6	V	
Temperature	-40		85	°C	Operation
	-40		125		Storage
Operation Frequency		13.56		MHz	HF band
Transmitter Power		300		mW	On 25 Ohm load
Transmitter Modulation		10	100	%	ASK
Antenna Impedance		25		Ohm	
Receiver Channel		106		kHz	ASK 13.56MHz/128
Receiver Channel		212		kHz	ASK 13.56MHz/64
Receiver Channel		423.75		kHz	ASK 13.56MHz/32
Receiver Channel		847		kHz	ASK 13.56MHz/16
Receiver Channel		1.69		MHz	ASK 13.56MHz/8
Receiver Channel	1 //	484.75	. 6	kHz	ASK 13.56MHz/28
Receiver Channel	423.75	423.75	484.28	kHz	FSK
Receiver Channel		847		kHz	PSK 13.56MHz/16

## **FUNCTIONAL DESCRIPTION**

The MSR3110 HF Reader is integrated with an 8051 microprocessor, which makes it very easy to implement the code for different standards and protocols. Users could develop codes using their proprietary protocol.

The receiver is implemented using the analog demodulator. This helps improve the detection distance. The Transmitter uses a push-pull circuit, which boosts the driver capacity.

#### 8051 Core

This 8051 core is for managing the data processes, including collecting data from the demodulator and sending data to external interface or taking instructions from PC through the interface.

### **Interface**

The interfaces include:

- UART:
  - This interface could be used for communication with PC or LCD display panel.
- I2C:
  - This interface could be used for communication with host device.
- SPI:
  - This interface is for communication with host device, or for external programming.
- USB:
  - This interface could be used for data transaction between MSR3110 and host device.

When the UART, I<sup>2</sup>C and SPI interfaces are not used, these pins could be configured as general I/O ports.

### **OPERATION**

## **BootLoader Mode**

The MSR3110 has internal 32KB ROM, 32KB SRAM, and SPI bus that allow CPU to run program in the following modes:

Mode	GPIO[6]	GPIO[5]	GPIO[4]	Description
SPI Flash	0	0	0	CPU runs the program connected to the SPI Flash
ROM	0	0	1	CPU runs in on-chip ROM BootLoader mode
ROM+Flash	0	1	0	CPU runs from internal 32KB ROM and 32KB Flash
ROM+SRAM	0	1	1	CPU runs from internal 32KB ROM and 32KB SRAM
SRAM	1	0	0	CPU runs from internal SRAM
SPI Flash high bank	1	0	1	CPU runs the program from SPI Flash high bank 0x10000

As a standalone reader/writer, the MSR3110 could run the program from the external SPI Flash.

When used as a device for connecting to a host like a PC, PDA, or mobile phone, the MSR3110 does not require external Flash for storing the program. The host could download the program to the SRAM in MSR3110 and run from the SRAM to thereby save cost and layout space.


### **Operation Mode**

After the bootloading, the CPU operates in accordance with the program design, in the following modes:

- 1. Reader/writer mode: Supports read/write ISO15693, 14443A/B tags.
- 2. Card emulation mode: Acts as an active or passive tag.
- 3. NFC mode: Data exchange between NFC devices, supporting bit rates of 106 kbit/s, 212 kbit/s, 424 kbit/s, 848 kbit/s and 1.6Mbit/s.
- 4. MStar proprietary protocol data exchange mode: Users could use the MSR3110 as a contactless device to exchange data, pictures, maps, etc. with higher efficiency and lower overhead.

### Reader/Writer Mode


The MSR3110 communicates with cards with ISO15693, 14443A/B tags. Please refer to the following figure for the communication between the reader/writer and the card. The MSR3110 drives the inductive antenna and generates the magnet field coupled by the inductive antenna. The antenna on the card generates electronic voltage for supply to the tag on the card and feedbacks its ID and data to the MSR3110.



### Card Emulation Mode

The MSR3110 may function as a tag, and hence an active card, by adding an antenna. The MSR3110 can implement the passive/active RFID protocols just like a tag.

The MSR3110 could act as a passive tag as well.




#### NFC Mode

Near Field Communication (NFC) is a new, short-range wireless connectivity technology that evolved from a combination of existing contactless identification and interconnection technologies. Products with built-in NFC will dramatically simplify the way consumer devices interact with one another, helping users speed up connections, receive and share information and even make fast and secure payments.

Operating at 13.56 MHz and transferring data at up to 424 Kbits/second, NFC provides intuitive, simple, and safe communication between electronic devices. NFC is both a "read" and "write" technology. Communication between two NFC-compatible devices occurs when they are brought within four centimeters of one another: a simple wave or touch can establish an NFC connection which is then compatible with other known wireless technologies such as Bluetooth or Wi-Fi. The underlying layers of NFC technology follow ISO, ECMA, and ETSI standards. Because the transmission range is so short, NFC-enabled transactions are inherently secure. Also, physical proximity of the device to the reader gives users the reassurance of being in control of the process. NFC can be used with a variety of devices, from mobile phones that enable payment or transfer information to digital cameras that send their photos to a TV set with just a touch. The possibilities are endless, and NFC is sure to take the complexities out of today's increasingly sophisticated consumer devices and make them simpler to use.

#### **Active NFC Mode:**

In this mode, the MSR3110 could act as an active NFC device. It drives the inductive antenna to generate the magnet field, and also issues an initial command to the other NFC device through the magnet field, by coupling the magnet field. As long as the other NFC device responds to this initial command, the communication is established.



#### **Passive NFC Mode:**

In this mode, the MSR3110 will wait for the active NFC device's initial command, with its antenna sensing the magnet field created by the other NFC device. After the MSR3110 receives the initial command from the active NFC device, it will adjust the transfer speed and sends a response command to the active NFC device, causing the communication to be established.

## Proprietary Contactless Data Exchange Mode


In this mode, users could define their own protocol, and use the MSR3110 as a contactless communication media to transfer data, images, or maps between devices, for example mobile phones, Cameras, PCs, and others.

### **Power Modes**

The MSR3110 has an enhanced power management unit to support several power supply sources which manages the power management of the device.

- Hard power down mode:
   Hard power down mode can only be set by host via VEN pin. In this mode power consumption could be less than 5 uA.
- Deep sleep mode:
   Deep sleep mode could be entered by software programming and exited by external wake-up pin, timer and RF field detector. In this mode power consumption could be less than 50 uA.
- Active mode:
   The power in active mode can be supplied by battery or antenna. In this mode, most modules are powered except for TX power.
- Reader mode:
   The power in reader mode can be supplied by battery or antenna. In this mode, all modules are powered.






## **Typical Test Circuits**

The MSR3110 could drive the inductive antenna directly. There is a current-limiting circuit in the MSR3110 which limits the current to 150 mA. If limiting current to 100 mA is necessary, please add serial resistors with reference to the schematic.

The MSR3110 could interface to the Host by any SPI, USB, UART, or  $I^2C$  interface. No additional crystal is required for the USB interface.





# **PIN DIAGRAM (MSR3110)**

	1	2	3	4	5	6	7	8	
A	GPIO_P05	GPIO_P04	GPIO_P01	VDDP		SPI_CLK	GND	VDD_FLAS H	A
В	GPIO_P06	USB_DM	GPIO_P03	GPIO_P00	GND	SPI_DI	VDDC	GND	В
С		USB_DP	GPIO_P07	GND	USB_VBUS	GPIO_P02	SPI_DO	VDD_FU_S RC	С
D	RSTPD	UART0_TX	SCAN_EN	UARTO_RX	WAKEUP	SMD_IO	SPI_CSN	VDDC	D
E	ТХВ	TXA	PMBYPASS	GND	AVDD_TX	e O	SMD_RSTN		E
F	VREF	GND	XIN	GP2	GP1	PMU_3V	VDD_SMD	SMD_CLK	F
G	RX	AVDD_RX	GND	XOUT	VEN	VOUT_SIM	DVDD_NOD IE	SMD_CARD _DET	G
н	RFIN1	RFIN2		AVDD	VOUT_1P2	PMU_SIM	VOUT_1P8	SWIO	н
	1	2	3	4	5	6	7	8	



## **PIN DESCRIPTION**

# Serial Flash Interface

Pin Name	Pin Type	Function	Pin
SPI_CSN	I/O	SPI Slave Selection; 8mA Driving Strength	D7
SPI_DI	I/O	SPI Master Data Input; 8mA Driving Strength	B6
SPI_DO	I/O	SPI Master Data Output; 8mA Driving Strength	C7
SPI_CLK	I/O	SPI Master Clock; 8mA Driving Strength	A6

## **GPIO** Interface

Pin Name	Pin Type	Function	Pin
GPIO_P07	I/O	General Purpose Input/Output #7; 4mA Driving Strength	СЗ
GPIO_P06	I/O	General Purpose Input/Output #6 / Active Low Reset Output; 4mA Driving Strength	B1
GPIO_P05	I/O	General Purpose Input/Output #5; 4mA Driving Strength	A1
GPIO_P04	I/O	General Purpose Input/Output #4; 4mA Driving Strength	A2
GPIO_P03	I/O	General Purpose Input/Output #3 / SPI Slave Data Input / UART1 TX; 4mA Driving Strength	В3
GPIO_P02	I/O	General Purpose Input/Output #2 / SPI Slave Data Output / UART RX; 4mA Driving Strength	C6
GPIO_P01	I/O	General Purpose Input/Output #1 / SPI Chip Select / I2C SDA; 4mA Driving Strength	A3
GPIO_P00	I/O	General Purpose Input/Output #0 / SPI SCK Clock / I2C SCL Clock; 4mA Driving Strength	B4

# **SWIO Interface**

Pin Name	Pin Type	Function	Pin
SWIO	I/O	Single Wire Protocol Interface	H8



## **Smartcard Interface**

Pin Name	Pin Type	Function	Pin
SMD_CARD_DET	Input	Smartcard Card Detection; 4mA Driving Strength	G8
SMD_CLK	I/O	Smartcard Clock Output; 4mA Driving Strength	F8
SMD_RSTN	I/O	Smartcard Reset; 4mA Driving Strength	E7
SMD_IO	I/O	Smartcard Data IO; 4mA Driving Strength	D6

## **RF** Interface

Pin Name	Pin Type	Function	Pin
TXA	Analog Output	Transmitter TXA: Delivers Modulated Carrier	E2
TXB	Analog Output	Transmitter TXB: Delivers Modulated Carrier	E1
VREF	Analog Input	Internal Reference Voltage	F1
RX	Analog Input	Receiver Input for Reader Mode	G1
RFIN1	Analog Input	Receiver Input 1 for Tag Mode	H1
RFIN2	Analog Input	Receiver Input 2 for Tag Mode	H2
GP1	Analog Input	Getting Power Contact 1	F5
GP2	Analog Input	Getting Power Contact 2	F4

# **UART Interface**

Pin Name	Pin Type	Function	Pin
UARTO_RX	I/O	UARTO RX Signal / I2C SCL Signal	D4
UARTO_TX	I/O	UARTO TX Signal / I2C SDA Signal	D2

# **USB** Interface

Pin Name	Pin Type	Function	Pin
USB_DP	Analog I/O	USB Non Inverting Data Input/Output	C2
USB_DM	Analog I/O	USB Inverting Data Input/Output	B2
USB_VBUS	Analog I/O	USB VBUS	C5



## Misc. Interface

Pin Name	Pin Type	Function	Pin
XIN	Crystal Oscillator Input	TRX_TOP Crystal Oscillator Input	F3
XOUT	Crystal Oscillator Output	TRX_TOP Crystal Oscillator Output	G4
SCAN_EN	Input	Scan Test Enable Pin	D3
WAKEUP	Input	External Signal for Wakeup from Deep Sleep Mode	D5
PMBYPASS	Input	Bypass Power Management Logic Block	E3
RSTPD	Input	Reset; Active High	D1
VEN	Input	Chip Enable; Low for Hard Power Down	G5

## **Power Pins**

Pin Name	Pin Type	Function	Pin
VDDC	1.2V Power Input	Digital Power Supply	D8, B7
AVDD_TX	3.3V Power Input	TRX_TOP TX Power	E5
AVDD_RX	3.3V Power Input	TRX_TOP RX Power / MPLL Power	G2
VDD_SMD	3.3/1.8V Power Input	Smartcard IO Power Supply	F7
VDD_FLASH	1.8V Power Input	Embedded Flash Power Supply	A8
VDD_FU_SRC	3.3V Power Input	EFUSE Power Supply	C8
VDDP	3.3/1.8V Power Input	Pad Power Supply	A4
PMU_3V	3.3V Power Input	Main Power Supply from Host	F6
PMU_SIM	3.3/1.8V Power Input	SIM Power Supply from Host	H6
AVDD	Analog Power Output	Power Output for Analog Block	H4
DVDD_NODIE	1.2V Digital Power Output	Power Output for Digital Power Management Block	G7
VOUT_1P2	1.2V Digital Power Output	Power Output for Digital Core Block	H5
VOUT_SIM	1.8V Power Output	Power Output for External SIM Card	G6
VOUT_1P8	1.8V Power Output	Power Output for 1.8V Device	H7
GND	Ground	Ground	E4, G3, F2, B8, A7, B5, C4



## **ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Ratings**

Parameter	Symbol	Min	Тур	Max	Unit
3.3V Supply Voltages	$V_{VDD\_33}$	-0.3		3.6	V
Input Voltage (non 5V tolerant inputs)	$V_{IN}$	-0.3		$V_{VDD\_33}$	V
Ambient Operating Temperature	T <sub>A</sub>	-40		85	°C
Storage Temperature	T <sub>STG</sub>	-40		150	°C
Junction Temperature	Tյ		<b>^</b>	125	°C

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of the device. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## **Current Consumption**

Condition	Symbol	Min	Тур	Max	Unit
Hard Power Down	I <sub>DVDD</sub> (1.2 V core power)		0		μΑ
	I <sub>PVDD</sub> (3.3 V pad power)		0	<b>V</b>	μΑ
	I <sub>AVDD</sub> (3.3 V analog power)	3	1.5		μΑ
Deep Sleep	I <sub>DVDD</sub> (1.2 V core power)		0		μΑ
	I <sub>PVDD</sub> (3.3 V pad power)	15	0		μΑ
	I <sub>AVDD</sub> (3.3 V analog power)		50		μΑ
ISO 14443A	I <sub>DVDD</sub> (1.2 V core power)		2.8		mA
Card Mode	I <sub>PVDD</sub> (3.3 V pad power)		0.3		mA
	I <sub>AVDD</sub> (3.3 V analog power)		1.5		mA
	TX: I <sub>TVDD</sub> , RX: I <sub>RVDD</sub> /I <sub>AVDD</sub>				


#### Notes:

- 1. TVDD depends on TVDD and the external circuitry connected to TXA and TXB.
- 2. DVDD depends on the system application.
- 3. PVDD depends on the overall load at the digital pins.

## **ORDERING GUIDE**

Model	Temperature	Package	Package
	Range	Description	Option
MSR3110	-40°C to +85°C	TFBGA	59-ball

## **MARKING INFORMATION**



### **DISCLAIMER**

MSTAR SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. NO RESPONSIBILITY IS ASSUMED BY MSTAR SEMICONDUCTOR ARISING OUT OF THE APPLICATION OR USER OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.




Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. MSR3110 comes with ESD protection circuitry; however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.


## **REVISION HISTORY**


Document	Description	Date
MSR3110_ds_v01	Initial release	Apr 2010



## **MECHANICAL DIMENSIONS**







Cumbal	N	1illimet	er		Inch	
Symbol	Min.	Nom.	Max.	Min.	Nom.	Max.
Α	-	-	1.20	-	-	0.047
A1	0.16	-	0.26	0.006	-	0.010
A2	0.21 REF			C	.008 RE	F
A3		0.70 REF		0.028 REF		
b	0.27	-	0.37	0.011	-	0.015
D		4.50 BS0		0.177 BSC		
Е		4.50 BS0		C	.177 BS	C
e		0.50 BS0	( )	C	.020 BS	С
D1		3.50 BSC		50 BSC 0.138 BSC		С
E1		3.50 BS0		C	.138 BS	С



## **REGISTER DESCRIPTION**

**HK MCU Register** 

HK\_MCU Register 1 (16-bit direct addressing, 0x0800~0x08FF)

Index	Mnemonic	Bit	Description	
00h ~	-	7:0	Default : -	Access : -
2Fh	-	7:0	Reserved.	
30h	P0_CTRL	7:0	Default : 0x00	Access: R/W
	P0_OE[7:0]	7:0	MCU Port 0 Output Enable Co	ontrol.
31h	P0_OE	7:0	Default: 0x00	Access: R/W
	P0_CTRL[7:0]	7:0	MCU Port 0 Output Enable.	
32h	PO_IN	7:0	Default : 0x00	Access: R/W
	P0_IN[7:0]	7:0	MCU Port 0 Output Enable from output data.	
33h	P1_CTRL	7:0	Default: 0x00	Access : R/W
	P1_OE[7:0]	7:0	MCU Port 1 Output Enable Co	ontrol.
34h	P1_0E	7:0	Default: 0x00	Access : R/W
	P1_CTRL[7:0]	7:0	MCU Port 1 Output Enable.	
35h	P1_IN	7:0	Default: 0x00	Access : R/W
	P1_IN[7:0]	7:0	MCU Port 1 Output Enable fro	om output data.
36h	P2_CTRL	7:0	Default: 0x00	Access: R/W
	P2_OE[7:0]	7:0	MCU Port 2 Output Enable Co	ontrol.
37h	P2_OE	7:0	Default: 0x00	Access : R/W
	P2_CTRL[7:0]	7:0	MCU Port 2 Output Enable.	
38h	P2_IN	7:0	Default: 0x00	Access : R/W
	P2_IN[7:0]	7:0	MCU Port 2 Output Enable fro	om output data.
39h	P3_CTRL / SRAM_DIS	7:0	Default: 0x00	Access: R/W
	P3_OE	7:6	MCU Port 3 Output Enable Co	ontrol.
	-	5	Reserved.	
	HK_CACHE_CEZ	4	HK 2K cache SRAM Chip Enal	ble.
			0: Enable.	
			1: Disable.	
	P3_OE	3:0	MCU Port 3 Output Enable Co	
3Ah	P3_OE	7:0	Default : 0x00	Access : R/W
	P3_CTRL[7:0]	7:0	MCU Port 3 Output Enable.	



Index	Mnemonic	Bit	Description	
3Bh	P3_IN	7:0	Default : 0x00	Access : R/W
	P3_IN[7:0]	7:0	MCU Port 3 Output Enable f	rom output data.
3Ch	P4_CTRL	7:0	Default : 0x00	Access : R/W
	P4_OE	7:0	MCU Port 4 Output Enable (	Control.
3Dh	P4_OE	7:0	Default : 0x00	Access : R/W
	P4_CTRL	7:0	MCU Port 4 Output Enable.	
3Eh	P4_IN / WAIT_OPT	7:0	Default : 0x00	Access : R/W
	P4_IN	7:6	MCU Port 4 Output Enable f	rom output data.
	-	5:4	Reserved.	
İ	P4_IN	3:0	MCU Port 4 Output Enable f	rom output data.
3Fh	SSPI_STS_OP	7:0	Default : 0x05	Access: R/W
1	SPPI_STS_OP[7:0]	7:0	Soft-trigger SPI check status OP code.	
40h	SSPI_WD0	7:0	Default : 0x00	Access : R/W
	SSPI_WD0[7:0]	7:0	S/W SPI Write Date 0.	
41h	SSPI_WD_1	7:0	Default : 0x00	Access : R/W
	SSPI_WD1[7:0]	7:0	S/W SPI Write Date 1.	
42h	SSPI_WD2	7:0	Default : 0x00	Access : R/W
	SSPI_WD2[7:0]	7:0	S/W SPI Write Date 2.	
43h	SSPI_WD3	7:0	Default: 0x00	Access : R/W
	SSPI_WD3[7:0]	7:0	S/W SPI Write Date 3.	
44h	SSPI_WD4	7:0	Default : 0x00	Access : R/W
	SSPI_WD4[7:0]	7:0	S/W SPI Write Date 4.	
45h	SSPI_WD5	7:0	Default : 0x00	Access : R/W
	SSPI_WD5[7:0]	7:0	S/W SPI Write Date 5.	
46h	SSPI_WD6	7:0	Default : 0x00	Access : R/W
	SSPI_WD6[7:0]	7:0	S/W SPI Write Date 6.	
47h	SSPI_WD_7	7:0	Default : 0x00	Access : R/W
	SSPI_WD7[7:0]	7:0	S/W SPI Write Date 7.	
48h	SSPI_CTRL	7:0	Default : 0x00	Access : R/W
	SSPI_TRIG	7	S/W SPI Trigger.	
	SSPI_CHK_BZY	6	Auto Check Busy after soft S	SPI.
	SSPI_CHK_BIT[2:0]	5:3	Check busy Bit position.	
	SSPI_LENGTH[2:0]	2:0	SSPI command Length.	
49h	SSPI_RD1	7:0	Default : 0x00	Access : R/W



HK_M	CU Register 1 (16-bit d	irect ac	ldressing, 0x0800~0x	08FF)
Index	Mnemonic	Bit	Description	
	SSPI_RD1	7:0	SSPI Read byte 1.	
4Ah	SSPI_RD2	7:0	Default: 0x00	Access : R/W
	SSPI_RD2	7:0	SSPI Read byte 2.	
4Bh	SSPI_RD3	7:0	Default : 0x00	Access : R/W
	SSPI_RD3	7:0	SSPI Read byte 3.	
4Ch	SSPI_RD4	7:0	Default : 0x00	Access : R/W
	SSPI_RD4	7:0	SSPI Read byte 4.	
4Dh	SSPI_RD5	7:0	Default: 0x00	Access : R/W
	SSPI_RD5	7:0	SSPI Read byte 5.	
4Eh	SSPI_RD6	7:0	Default : 0x00	Access : R/W
	SSPI_RD6	7:0	SSPI Read byte 6.	
4Fh	SSPI_RD7	7:0	Default: 0x00	Access : R/W
	SSPI_RD7	7:0	SSPI Read byte 7.	
50h ~	- (	7:0	Default : -	Access : -
FFh	-	7:0	Reserved.	



# HK\_MCU Register 1 (16-bit direct addressing, 0x0900~0x09FF)

CU Register 1 (16-bit di	rect ad	dressing, 0x0900~0x	09FF)
Mnemonic	Bit	Description	
EX_TIMER_MAX_0	7:0	Default : 0x00	Access : R/W
EX_TIMER_MAX_0A	7:0	Crystal freq.	
EV TIMED MAY O	7.0		A D / \\
			Access : R/W
			A P /W/
			Access : R/W
			Access t D /W/
			Access : R/W
			Access : R/W
			Access: R/ W
EX_IIMER_MAX_IA	7:0	· A	
EX TIMER MAX 1	7:0		Access : R/W
			,
	7:0	Default : 0x00	Access : R/W
EX_TIMER_MAX_1C	7:0	EX_TIMER_MAX_1[15:8].	•
EX_TIMER_MAX_1	7:0	Default: 0x00	Access : R/W
EX_TIMER_MAX_1D	7:0	EX_TIMER_MAX_1[7:0].	
NEW_WDT_L	7:0	Default : 0xAA	Access : R/W
NEW_WDT_L[7:0]	7:0	Watch dog enable/disable re	gister.
		• = - '	V_WDT_L} != 0xaa55. (default)
			1
			Access : R/W
NEW_WDT_H[7:0]	7:0	_	
		• – – ,	,
WDT_CTRL	7:0	Default : 0x00	Access : R/W
	7:4	Select watchdog timer interv	⁄al.
		0000 = 16 STEP_TIME	
		0001 = 15 STEP_TIME	
		0010 = 14 STEP_TIME	
		1110 = 2 STEP_TIME 1111 = 1 STEP_TIME	
	Mnemonic  EX_TIMER_MAX_0  EX_TIMER_MAX_0  EX_TIMER_MAX_0  EX_TIMER_MAX_0  EX_TIMER_MAX_0  EX_TIMER_MAX_0  EX_TIMER_MAX_1  EX_T	Mnemonic         Bit           EX_TIMER_MAX_0         7:0           EX_TIMER_MAX_0A         7:0           EX_TIMER_MAX_0B         7:0           EX_TIMER_MAX_0         7:0           EX_TIMER_MAX_0C         7:0           EX_TIMER_MAX_0D         7:0           EX_TIMER_MAX_1         7:0           EX_TIMER_MAX_1A         7:0           EX_TIMER_MAX_1B         7:0           EX_TIMER_MAX_1         7:0           EX_TIMER_MAX_1D         7:0           NEW_WDT_L         7:0           NEW_WDT_H         7:0           NEW_WDT_H[7:0]         7:0           WDT_CTRL         7:0	EX_TIMER_MAX_0   7:0   Default: 0x00



Index	Mnemonic	Bit	Description			
			For fosc= <b>12MHz</b>	,		
	-	3:0	Reserved.	T		
0Bh	TIMER_CTRL_0	7:0	Default: 0x00	Access: R/W		
	-	7:2	Reserved.			
	TIMER0_TR	1	Start count.			
			0: Hold.			
			1: Count.			
	TIMERO_EN	0	Enable. 0: Clear.			
		.//.	1: Enable.			
0Ch	TIMER_CTRL_1	7:0	Default : 0x00	Access : R/W		
	-	7:2	Reserved.			
	TIMER1_TR	1	Start count.			
			0: Hold.			
			1: Count.			
	TIMER1_EN	0	Enable.			
			0: Clear. 1: Enable.			
0Dh	MISCO	7:0	Default : 0x60	Access : R/W		
				,		
	-	7	Reserved.			
	- USE NEW INTO	7 6	Reserved.  INTO uses new 32-bit interru	upt controller.		
	- USE_NEW_INTO	6	Reserved.  INTO uses new 32-bit interrulo: Disable.	upt controller.		
	- USE_NEW_INTO		INTO uses new 32-bit interru	upt controller.		
	USE_NEW_INT0  USE_NEW_INT1		INTO uses new 32-bit interru 0: Disable.			
		6	INTO uses new 32-bit interro 0: Disable. 1: Enable. INT1 uses new 32-bit interro 0: Disable.			
	USE_NEW_INT1	6	INTO uses new 32-bit interro 0: Disable. 1: Enable. INT1 uses new 32-bit interro 0: Disable. 1: Enable.			
		6	INTO uses new 32-bit interro 0: Disable. 1: Enable. INT1 uses new 32-bit interro 0: Disable. 1: Enable. Code in SRAM.			
	USE_NEW_INT1	5	INTO uses new 32-bit interrors.  0: Disable. 1: Enable.  INT1 uses new 32-bit interrors. 0: Disable. 1: Enable.  Code in SRAM. 0: Code not in SRAM.			
	USE_NEW_INT1	5	INTO uses new 32-bit interro 0: Disable. 1: Enable. INT1 uses new 32-bit interro 0: Disable. 1: Enable. Code in SRAM.			



Index	Mnemonic	Bit	Description		
			0: Disable. 1: Enable.		
	-	2	Reserved.		
	-	1:0	Reserved.		
0Eh ~	-	7:0	Default : -	Access : -	
1Fh	-	7:0	Reserved.	•	
20h	P0_OV	7:0	Default : 0x00	Access : R/W	
	P0_OV	7:0	P0 override by P0_REG. 0: Disable. 1: Enable.		
21h	PO_REG	7:0	Default: 0x00	Access : R/W	
	P0_REG	7:0	Data to override P0.		
22h	P1_OV	7:0	Default: 0x00	Access : R/W	
	P1_OV	7:0	P1 override by P1_REG. 0: Disable. 1: Enable.		
23h	P1_REG	7:0	Default : 0x00	Access: R/W	
	P1_REG	7:0	Data to override P1.		
24h	P2_OV	7:0	Default : 0x00	Access : R/W	
	P2_OV	7:0	P2 override by P2_REG.  0: Disable.  1: Enable.		
25h	P2_REG	7:0	Default : 0x00	Access : R/W	
	P2_REG	7:0	Data to override P2.		
26h	P3_OV	7:0	Default : 0x00	Access: R/W	
	P3_OV	7:0	P3 override by P3_REG. 0: Disable. 1: Enable		
27h	P3_REG	7:0	Default : 0x00	Access : R/W	
	P3_REG	7:0	Data to override P3.		
28h	P4_OV	7:0	Default : 0x00	Access : R/W	
	P4_OV	7:0	P4 override by P4_REG. 0: Disable. 1: Enable.		
29h	P4_REG	7:0	Default : 0x00	Access : R/W	
	P4_REG	7:0	Data to override P4.		



Index	Mnemonic	Bit	Description		
30h	MCUPLL_1	7:0	Default : 0x10	Access: R/W	
	-	7	Reserved.		
	CLK_EN_SEL	6:4	001: Default.		
	-	3	Reserved.		
	-	2:0	Reserved.		
31h ~	-	7:0	Default : -	Access : -	
39h	-	7:0	Reserved.		
40h	SPI_DMA_START_ADDR	7:0	Default : 0x00	Access : R/W	
	SPI_DMA_START_ADDR0	7:0	SPI_DMA_START_ADDR[7:0	].	
41h	SPI_DMA_START_ADDR	7:0	Default: 0x00	Access : R/W	
	SPI_DMA_START_ADDR1	7:0	SPI_DMA_START_ADDR[15:8].		
42h	SPI_DMA_START_ADDR	7:0	Default: 0x00	Access: R/W	
	SPI_DMA_START_ADDR2	7:4	SPI_DMA_START_ADDR[19:16].		
		3:1	Reserved.		
	SPI_DMA_DIRECT_MODE	0	Direct access.		
		<i>}</i> // <i>&gt;</i>	<ul><li>0: Indirect access (single port).</li><li>1: Direct access (DEST_ADDR increment every write).</li></ul>		
	<u> </u>			1	
43h	SPI_DMA_BYTE_CNT	7:0	Default : 0x00	Access: R/W	
	SPI_DMA_BYTE_CNT0	7:0	SPI_DMA_BYTE_CNT[7:0]. If SPI_DMA_BYTE_CNT==0:	Movo 65526 bytes	
			Otherwise: Move SPI_DMA_I	•	
44h	SPI DMA BYTE CNT	7:0	Default : 0x00	Access : R/W	
	SPI_DMA_BYTE_CNT1	7:0	SPI_DMA_BYTE_CNT [15:8].	<u> </u>	
45h	SPI_DMA_MIN_CYCLE	7:0	Default : 0x00	Access : R/W	
	SPI_DMA_MIN_CYCLE	7:0	SPI DMA MIN CYCLE.	,	
46h	SPI_DMA_DEST_ADDR	7:0	Default : 0x00	Access: R/W	
	SPI_DMA_DEST_ADDR0	7:0	SPI_DMA_DEST_ADDR0[7:0	].	
47h	SPI_DMA_DEST_ADDR	7:0	Default : 0x00	Access : R/W	
	SPI_DMA_DEST_ADDR1	7:0	SPI_DMA_DEST_ADDR0 [15	· · · · · · · · · · · · · · · · · · ·	
48h	SPI_CONFIG	7:0	Default : 0x70	Access : R/W	
	FAST_READ	7	Fast mode.	, -	
	CS_HIGH	6:4	Minimum cycle of CSZ should	d remain High.	
	·	3:0	Reserved.	-	
49h ∼		7:0	Default : -	Access : -	



Index	Mnemonic	Bit	Description	
BFh	-	7:0	Reserved.	
C0h	NEW_WDT_CLR	7:0	Default : -	Access : TRIG
	NEW_WDT_CLR[7:0]	7:0	Write the register to trigger matter).	
C1h	EX_TIMERO_CLEAR	7:0	Default : -	Access : TRIG
	EX_TIMERO_CLEAR	7:0	Write the register to trigger matter).	timer0 clear (data does not
C2h	EX_TIMERO_CAPTURE	7:0	Default : -	Access : TRIG
	EX_TIMERO_CAPTURE	7:0	Write the register to trigger timer0 capture (date matter).	
C3h	EX_TIMER1_CLEAR	7:0	Default : -	Access : TRIG
	EX_TIMER1_CLEAR	7:0	Write the register to trigger timer1 clear (data does matter).	
C4h	EX_TIMER1_CAPTURE	7:0	Default : -	Access : TRIG
	EX_TIMER1_CAPTURE	7:0	Write the register to trigger matter).	timer1 capture (data does not
C5h ~ C8h	-	7:0	Default : -	Access : -
	- X'O	7:0	Reserved.	
C9h	SPI_DMA_START_TRIG	7:0	Default: 0x00	Access : R/W
	SPI_DMA_START_TRIG	7:0	Write the register to trigger	SPI DMA transfer.
CAh	MCU_RST_TRIG	7:0	Default : -	Access : TRIG
	MCU_RST_TRIG	7:0	Write the register to trigger	CPU reset.
CBh ∼	-	7:0	Default : -	Access : -
DFh	-	7:0	Reserved.	
E0h	EX_TIMERO_CAPTURE_C NT_A	7:0	Default : -	Access : RO
	EX_TIMERO_CAPTURE_CNT [31:24]	7:0	EX_TIMER_CNT_CAP_0[31:2	24].
E1h	EX_TIMERO_CAPTURE_C NT_B	7:0	Default : -	Access : RO
	EX_TIMERO_CAPTURE_CNT [23:16]	7:0	EX_TIMER_CNT_CAP_0[23:16].	
E2h	EX_TIMERO_CAPTURE_C NT_C	7:0	Default : -	Access : RO
	EX_TIMERO_CAPTURE_CNT [15:8]	7:0	EX_TIMER_CNT_CAP_0[15:8	8].



Index	Mnemonic	Bit	Description	
E3h	EX_TIMERO_CAPTURE_C NT_D	7:0	Default : -	Access : RO
	EX_TIMERO_CAPTURE_CNT [7:0]	7:0	EX_TIMER_CNT_CAP_0[7:0]	
E4h	EX_TIMER1_CAPTURE_C NT_A	7:0	Default : -	Access : RO
	EX_TIMER1_CAPTURE_CNT [31:24]	7:0	EX_TIMER_CNT_CAP_1[31:2	4].
E5h	EX_TIMER1_CAPTURE_C NT_B	7:0	Default : -	Access : RO
	EX_TIMER1_CAPTURE_CNT [23:16]	7:0	EX_TIMER_CNT_CAP_1[23:1	6].
E6h	EX_TIMER1_CAPTURE_C NT_C	7:0	Default : -	Access : RO
	EX_TIMER1_CAPTURE_CNT [15:8]	7:0	EX_TIMER_CNT_CAP_1[15:8	1
E7h	EX_TIMER1_CAPTURE_C NT_D	7:0	Default : -	Access : RO
	EX_TIMER1_CAPTURE_CNT [7:0]	7:0	EX_TIMER_CNT_CAP_1[7:0]	
E8h ~	-	7:0	Default : -	Access : -
9h	-	7:0	Reserved.	
EAh	M8051_CONFIG	7:0	Default : -	Access : RO
	BONDING	7:4	Reserved.	
	MODE	3:0	Reserved.	1
EBh	M8051_CONFIG2	7:0	Default : -	Access: RO
	DISABLE_WAIT_STABLE	7	DISABLE_WAIT_STABLE.  0: Enable wait.  1: Disable wait.	
	STABLE_TIME_SEL	6	STABLE_TIME_SEL.	
		5:1	Reserved.	
	MCU_RST_CNT	3:0	Soft-reset counter.	
ECh	M8051_CONFIG3	7:0	Default : -	Access : RO
		7:3	Reserved.	
	BIST_TAG	2	TAG SRAM.	



HK_MCU Register 1 (16-bit direct addressing, 0x0900~0x09FF)				
Index	Mnemonic	Bit	Description	
			1: Fail.	
	BIST_CACHE	1	CACHE SRAM. 0: Pass. 1: Fail.	
	BIST_IDATA	0	IDATA SRAM. 0: Pass. 1: Fail.	
EDh ~	-	7:0	Default : - Access : -	
FFh	-	7:0	Reserved.	



# HK\_MCU Register 2 (16-bit direct addressing, $0x0A00 \sim 0x0AFF$ )

Index	Mnemonic	Bit	Description	
00h	X32KA_CODE_ADDR	7:0	Default: 0x00	Access : R/W
	X32KA_CODE_ADDR	7:2	1 <sup>st</sup> 32K xdata (0x8000) AS_C boundary.	CODE address adjust, 1K
	-	1:0	Reserved.	
01h	X32KA_MAP_CTRL	7:0	Default : 0x00	Access : R/W
	X32KA_CODE	7	AS_CODE. 0: Disable. 1: Enable.	
	X32KA_SINGLE_BANK	6	MAP_SINGLE_BANK.  0: Map to common area.  1: Map to bank area.	
	-	5:4	Reserved.	
	X32KA_BANK	3:0	:0 MAP_BANK.  MAP_SINGLE_BANK==0: Don't care these MAP_SINGLE_BANK==1: This memory is  MAP_BANK[3:0] bank area.	
02h	X32KB_CODE_ADDR	7:0	Default : 0x00	Access : R/W
	X32KB_CODE_ADDR	7:2	2 <sup>nd</sup> 32K xdata (0x8000) AS_0 boundary.	CODE address adjust, 1k
	-	1:0	Reserved.	
03h	X32KB_MAP_CTRL	7:0	Default : 0x00	Access : R/W
	X32KB_CODE		AS_CODE. 0: Disable. 1: Enable.	
	X32KB_SINGLE_BANK	6	MAP_SINGLE_BANK. 0: Map to common area. 1: Map to bank area.	
	-	5:4	Reserved.	
	X32KB_BANK	3:0	MAP_BANK.  MAP_SINGLE_BANK==0: Don't care these bits.  MAP_SINGLE_BANK==1: This memory is mapped to MAP_BANK[3:0] bank area.	
04h	MCU_MISC	7:0	Default : 0x00	Access : R/W
	XDATA_BANK	7	32k SRAM selection.	



Index	Mnemonic	Bit	Description		
	ROM_BIST	6	ROM BIST enable. 0: Disable. 1: Enable.		
	ROM_PAGE	5:4	16K ROM map to four 4K RO 00: 1 <sup>st</sup> 4K. 01: 2 <sup>nd</sup> 4K. 10: 3 <sup>rd</sup> 4K. 11: 4 <sup>th</sup> 4K.	M (0x6000~0x6FFF).	
	ROM_SHIFT	3:0	ROM boot up from offset.  0000: Boot from ROM addres 0010: Boot from ROM addres 0011: Boot from ROM addres 0100: Boot from ROM addres 0101: Boot from ROM addres 0101: Boot from ROM addres 0110: Boot from ROM addres 1010: Boot from ROM addres 1000: Boot from ROM addres 1001: Boot from ROM addres 1010: Boot from ROM addres 1011: Boot from ROM addres 1011: Boot from ROM addres 1110: Boot from ROM addres 1111: Boot from ROM addres	ss 0x0400. ss 0x0800. ss 0x0C00. ss 0x1000. ss 0x1400. ss 0x1800. ss 0x2000. ss 0x2400. ss 0x2800. ss 0x2C00. ss 0x3000. ss 0x3400. ss 0x3800.	
05h	MCU_OVERIDE	7:0	Default : 0x00	Access : R/W	
	OV_EN	7	Override enable. 0: Disable. 1: Enable.	Override enable. 0: Disable.	
	OV_MODE	6:4	Override mode.  Data for overriding pad's mo	de.	
		3:0	Reserved.		
06h ∼	-	7:0	Default : -	Access : -	
OFh	-	7:0	Reserved.		
E0h	MCU_BIST	7:0	Default : -	Access : RO	
	BIST_MODE	7	BIST. 0: Disable. 1: Enable.		
	_	6:5	Reserved.		



HK_M	CU Register 2 (16-bit di	rect ad	dressing, 0x0A00~0x0	AFF)
Index	Mnemonic	Bit	Description	
	BIST_4K	4	4K SRAM BIST result.	
			0: Pass.	
			1: Fail.	
	BIST_32K_A	3	1 <sup>st</sup> 32K SRAM BIST result.	
			0: Pass.	
			1: Fail.	
	BIST_32K_B	2	2 <sup>nd</sup> 32K SRAM BIST result.	
			0: Pass.	
			1: Fail.	
	ROM_FINISH	1	16K ROM BIST result.	
			0: Not finish yet.	
			1: Finish.	
	ROM_PASS	0	16K ROM BIST result.	
			0: Not pass.	
			1: Pass.	
E1h	MCU_MODE	7:0	Default : 0x00	Access : R/W
		7	Reserved.	
	BOOT_SELECTION	6:4	CPU boot source selection.	
	x'0		000: SPI.	
			001: ROM.	
			010: SRAM.	
	N. X		011: SPI.	
			100~111: Reserved.	
	(()	3:0	Reserved.	T
E2h ~	-	7:0	Default : -	Access : -
FFh	-	7:0	Reserved.	



# HK\_MCU INT1 Register (16-bit direct addressing, 0x1A00~0x1AFF)

Index	Mnemonic	Bit	Description	
00h	INT_STA0	7:0	Default : 0x00	Access : R/W
OUN	INT_STAO	7:0	Status register of each sby software. Read: Interrupt request. 0: No. 1: Yes. Write: 0: Clear the status bit. 1: Keep the status bit. Despite edge or level m should be greater than [7]: INT1.7, interrupt st [6]: INT1.6, interrupt st [5]: INT1.5, interrupt st [4]: INT1.4, interrupt st [3]: INT1.3, interrupt st [1]: INT1.1, interrupt st	source set by hardware and cleared node, the interrupt's pulse width five times of the CPU clock cycles. The catus of P2.7. The catus of P2.6. The catus of P2.5. The catus of P2.4. The catus of P2.3. The catus of P2.3. The catus of P2.1. The catus of P2.1.
01h	INT_ENAO	7:0	[0]: INT1.0, interrupt st  Default: 0x00	
OIII	INT_ENA0[7:0]	7:0	Default: 0x00 Access: R/W  The 8-bit mapping to INTSTA1A one by one; external interrupt enable.  0: Disable.  1: Enable.	
02h	INT_INV0	7:0	Default : 0x00	Access : R/W
	INT_INV0	7:0	The 8-bit mapping to INTSTA1A one by one.  External interrupt polarity.  When C093[0] = 0 (edge mode):  0: Detect rising edge.  1: Detect falling edge.  When C093[0] = 1 (level mode):  0: Normal.  1: Invert.	
03h	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	1
04h	INT_ACTO	7:0	Default : 0x00	Access : RO
			Status register of each	•



Index	Mnemonic	Bit	Description	
			This register is used in ISR source occurs.  0: Interrupt inactive.  1: Interrupt active.	R( ) to determine which interrupt
05h	INT_SW0	7:0	Default : 0x00	Access : WO
	INT_SW0	7:0	Emulate interrupt.  0: Interrupt occurs just wh  1: SW-trigger interrupt, tri	nen individual source is triggered. gger one pulse only.
06h	INT_SRC0	7:0	Default : -	Access : RO
	INT_SRC0	7:0	Interrupt source signal.  0: Clear the status bit.  1: Keep the status bit.	
07h	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	
08h	INT_STA1 INT_STA1	<b>7:0</b> 7:0	Default : 0x00	Access: R/W  arce set by hardware and cleared
			_ · -	<del>-</del>
09h	INT_ENA1	7:0	Default : 0x00	Access : R/W
	INT_ENA1[7:0]	7:0	The 8-bit mapping to INTSTA1A one by one. External interrupt enable. 0: Disable. 1: Enable.	



Index	Mnemonic	Bit	Description	
0Ah	INT_INV1	7:0	Default : 0x00	Access : R/W
	INT_INV1	7:0	The 8-bit mapping to INTSTA1A one by one.  External interrupt polarity.  When c093[0]=0 (edge mode):  0: Detect rising edge.  1: Detect falling edge.  When c093[0]=0 (level mode):  0: Normal.  1: Invert.	
0Bh	_	7:0	Default :	Access : -
OD!!	-	7:0	Reserved.	Access 1
0Ch	INT_ACT1	7:0	Default : 0x00	Access : RO
	INT_ACT1	7:0	Status register of each interrupt source set by hardwa This register is used in ISR( ) to determine which intersource occurs.  0: Interrupt inactive.  1: Interrupt active.	
0Dh	INT_SW1	7:0	Default : 0x00	Access : WO
	INT_SW1[7:0]	7:0	Emulate interrupt.  0: Interrupt occurs just when individual source is triggere  1: SW-trigger interrupt, trigger one pulse only.	
0Eh	INT_SRC1	7:0	Default : -	Access : RO
	INT_SRC1	7:0	Interrupt source signal.  0: Clear the status bit.  1: Keep the status bit.	
0Fh	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	
10h	INT_STA2	7:0	Default: 0x00	Access : R/W
	INT_STA2	7:0	Status register of each source by software. Read: Interrupt request. 0: No. 1: Yes. Write: 0: Clear the status bit. 1: Keep the status bit. Despite edge or level mode,	ce set by hardware and cleared



Index	Mnemonic	Bit	Description	
			should be greater than five to [7]: INT1.23, P1.7. [6]: INT1.22, P1.6. [5]: INT1.21, P1.5. [4]: INT1.20, P1.4. [3]: INT1.19, P1.3. [2]: INT1.18, P1.2. [1]: INT1.17, P1.1. [0]: INT1.16, P1.0.	imes of the CPU clock cycles.
11h	INT_ENA2	7:0	Default : 0x00	Access : R/W
	INT_ENA2[7:0]	7:0	The 8-bit mapping to INTSTA1A one by one. External interrupt enable.  0: Disable.  1: Enable.	
12h	INT_INV2	7:0	Default: 0x00	Access : R/W
	INT_INV2	7:0	The 8-bit mapping to INTSTA1A one by one.  External interrupt polarity.  When c093[0]=0 (edge mode):  0: Detect rising edge.  1: Detect falling edge.  When c093[0]=1 (level mode):  0: Normal.  1: Invert.	
13h	-	7:0	Default : -	Access : -
	- 60	7:0	Reserved.	
14h	INT_ACT2	7:0	Default : 0x00	Access : RO
	INT_ACT2	7:0	Status register of each interr This register is used in ISR() source occurs. 0: Interrupt inactive. 1: Interrupt active.	upt source set by hardware. ) to determine which interrupt
15h	INT_SW2	7:0	Default : 0x00	Access : WO
	INT_SW2[7:0]	7:0	Emulate interrupt.  0: Interrupt occurs just when individual source is triggered.  1: SW-trigger interrupt, trigger one pulse only.	
16h	INT_SRC2	7:0	Default : -	Access : RO
	INT_SRC2	7:0	Interrupt source signal.  0: Clear the status bit.  1: Keep the status bit.	



Index	Mnemonic	Bit	Description	
17h	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	
18h	INT_STA3	7:0	Default : 0x00	Access: R/W
	INT_STA3	7:0	Status register of each source set by hardware and cleared by software.  Read: Interrupt request. 0: No. 1: Yes. Write: 0: Clear the status bit. 1: Keep the status bit. Despite edge or level mode, the interrupt's pulse width should be greater than five times of the CPU clock cycles. [7]: INT1.31, reserved. [6]: INT1.30, USB. [5]: INT1.29, reserved. [4]: INT1.28, reserved. [3]: INT1.27, reserved. [1]: INT1.25, reserved.	
19h	INT_ENA3	7:0	[0]: INT1.24, reserved.  Default: 0x00	Access : R/W
	INT_ENA3[7:0]	7:0	The 8-bit mapping to INTST. External interrupt enable.  0: Disable.  1: Enable.	
1Ah	INT_INV3	7:0	Default : 0x00	Access : R/W
	INT_INV3	7:0	The 8-bit mapping to INTST. External interrupt polarity. When c093[0]=0 (edge mod 0: Detect rising edge. 1: Detect falling edge. When c093[0]=1 (level mod 0: Normal. 1: Invert.	le):
1Bh	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	1
	INT_ACT3	7:0	Default : 0x00	Access : RO



HK_M	CU INT1 Register (16-	bit direc	ct addressing, 0x1A00^	Ox1AFF)
Index	Mnemonic	Bit	Description	
	INT_ACT3	7:0	Status register of each interrupt source set by hardware. This register is used in ISR( ) to determine which interrupt source occurs.  0: Interrupt inactive.  1: Interrupt active.	
1Dh	INT_SW3	7:0	Default : 0x00	Access : WO
	INT_SW3[7:0]	7:0	Emulate interrupt.  0: Interrupt occurs just when individual source is triggered 1: SW-trigger interrupt, trigger one pulse only.	
1Eh	INT_SRC3	7:0	Default : -	Access : RO
	INT_SRC3	7:0	Interrupt source signal.  0: Clear the status bit.  1: Keep the status bit.	
1Fh ~	-	7:0	Default : -	Access : -
FFh	-	7:0	Reserved.	



## HK\_MCU INT1 Register (16-bit direct addressing, 0x1B00~0x1BFF)

Index	Mnemonic	Bit	Description					
00h	INT_STA0	7:0	Default : 0x00	Access : R/W				
	INT_STA0	7:0	Status register of each	source set by hardware and cleared				
			by software.					
			Read:					
			Interrupt request.					
			0: No.					
			1: Yes.					
			Write:					
			0: Clear the status bit.					
			1: Keep the status bit.					
			Despite edge or level mode, the interrupt's pulse width					
			should be greater than five times of the CPU clock cycles.					
			[7]: INT1.7, interrupt status of P2.7.					
			<ul><li>[6]: INT1.6, interrupt status of P2.6.</li><li>[5]: INT1.5, interrupt status of P2.5.</li></ul>					
				[4]: INT1.4, interrupt status of P2.5.				
			[3]: INT1.3, interrupt st					
			[2]: INT1.2, interrupt st					
			[1]: INT1.1, interrupt status of P2.1.					
		1///	[0]: INT1.0, interrupt st					
01h	INT_ENA0	7:0	Default : 0x00	Access : R/W				
	INT_ENA0[7:0]	7:0	The 8-bit mapping to IN	NTSTA1A one by one; external				
			interrupt enable.					
	(O)		0: Disable.					
		VO	1: Enable.					
02h	INT_INV0	7:0	Default : 0x00	Access: R/W				
	INT_INV0	7:0	The 8-bit mapping to IN	NTSTA1A one by one.				
	<b>Y</b>		External interrupt polari	•				
			When $C093[0] = 0$ (edg	ge mode):				
			0: Detect rising edge.					
			1: Detect falling edge.					
				1 1 3				
			When C093[0] = 1 (level)	el mode):				
			0: Normal.	el mode):				
03h	_	7.0	0: Normal. 1: Invert.	· -				
03h	-	<b>7:0</b>	0: Normal. 1: Invert.  Default : -	el mode):  Access : -				
03h 04h	- - INT_ACTO	<b>7:0</b> 7:0 <b>7:0</b>	0: Normal. 1: Invert.	· -				



HK_M	CU INT1 Register (16-b	it direc	t addressing, 0x1B00^	0x1BFF)	
Index	Mnemonic	Bit	Description		
			This register is used in ISR( ) to determine which interrupt source occurs.  0: Interrupt inactive.  1: Interrupt active.		
05h	INT_SW0	7:0	Default : 0x00	Access : WO	
	INT_SW0	7:0	Emulate interrupt.  0: Interrupt occurs just when  1: SW-trigger interrupt, trigger	individual source is triggered. er one pulse only.	
06h	INT_SRC0	7:0	Default : -	Access : RO	
	INT_SRC0	7:0	Interrupt source signal.  0: Clear the status bit.  1: Keep the status bit.		
07h	-	7:0	Default : -	Access : -	
	-	7:0	Reserved.		
08h	INT_STA1	7:0	Default: 0x00	Access : R/W	
			Status register of each source set by hardware and cleared by software.  Read: Interrupt request. 0: No. 1: Yes. Write: 0: Clear the status bit. 1: Keep the status bit. Despite edge or level mode, the interrupt's pulse width should be greater than five times of the CPU clock cycles. [7]: INT1.15, reserved. [6]: INT1.14, reserved. [5]: INT1.13, reserved. [4]: INT1.11, reserved. [3]: INT1.11, reserved. [2]: INT1.10, reserved. [1]: INT1.9, interrupt status of EX_TIMER1.		
09h	INT_ENA1	7:0	[0]: INT1.8, interrupt status of <b>Default: 0x00</b>	Access : R/W	
	INT_ENA1[7:0]	7:0	The 8-bit mapping to INTSTA External interrupt enable.  0: Disable.  1: Enable.	1A one by one.	



Index	Mnemonic	Bit	Description	
0Ah	INT_INV1	7:0	Default : 0x00	Access : R/W
	INT_INV1		The 8-bit mapping to INTST External interrupt polarity. When c093[0]=0 (edge mod 0: Detect rising edge.	·
			1: Detect falling edge. When c093[0]=0 (level mod 0: Normal. 1: Invert.	de):
0Bh	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	
0Ch	INT_ACT1	7:0	Default : 0x00	Access : RO
	INT_ACT1	7:0	7/1	rupt source set by hardware. ) to determine which interrupt
0Dh	INT_SW1	7:0	Default : 0x00	Access : WO
	INT_SW1[7:0]	7:0	Emulate interrupt.  0: Interrupt occurs just whe 1: SW-trigger interrupt, trig	en individual source is triggered. ger one pulse only.
0Eh	INT_SRC1	7:0	Default : -	Access : RO
	INT_SRC1	7:0	Interrupt source signal.  0: Clear the status bit.  1: Keep the status bit.	
0Fh	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	
10h	INT_STA2	7:0	Default : 0x00	Access : R/W
	INT_STA2	7:0	Status register of each sourd by software. Read: Interrupt request. 0: No. 1: Yes. Write: 0: Clear the status bit. 1: Keep the status bit. Despite edge or level mode,	ce set by hardware and cleared



Index	Mnemonic	Bit	Description		
			should be greater than five to [7]: INT1.23, P1.7. [6]: INT1.22, P1.6. [5]: INT1.21, P1.5. [4]: INT1.20, P1.4. [3]: INT1.19, P1.3. [2]: INT1.18, P1.2. [1]: INT1.17, P1.1. [0]: INT1.16, P1.0.	imes of the CPU clock cycles.	
11h	INT_ENA2	7:0	Default : 0x00	Access : R/W	
	INT_ENA2[7:0]	7:0	The 8-bit mapping to INTSTAExternal interrupt enable.  0: Disable.  1: Enable.	A1A one by one.	
12h	INT_INV2	7:0	Default: 0x00	Access : R/W	
	INT_INV2	7:0	The 8-bit mapping to INTSTA1A one by one.  External interrupt polarity.  When c093[0]=0 (edge mode):  0: Detect rising edge.  1: Detect falling edge.  When c093[0]=1 (level mode):  0: Normal.  1: Invert.		
13h	-	7:0	Default : -	Access : -	
	- 60	7:0	Reserved.		
14h	INT_ACT2	7:0	Default : 0x00	Access : RO	
	INT_ACT2	7:0	Status register of each interr This register is used in ISR() source occurs. 0: Interrupt inactive. 1: Interrupt active.	upt source set by hardware. ) to determine which interrupt	
15h	INT_SW2	7:0	Default : 0x00	Access : WO	
	INT_SW2[7:0]	7:0	Emulate interrupt.  0: Interrupt occurs just when individual source is triggered.  1: SW-trigger interrupt, trigger one pulse only.		
16h	INT_SRC2	7:0	Default : -	Access : RO	
	INT_SRC2	7:0	Interrupt source signal.  0: Clear the status bit.  1: Keep the status bit.		



Index	Mnemonic	Bit	Description	
17h	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	
18h	INT_STA3	7:0	Default : 0x00	Access : R/W
	INT_STA3	7:0	by software. Read: Interrupt request. 0: No. 1: Yes. Write: 0: Clear the status bit. 1: Keep the status bit. Despite edge or level mode should be greater than five [7]: INT1.31, reserved. [6]: INT1.30, USB. [5]: INT1.29, reserved. [4]: INT1.28, reserved. [3]: INT1.27, reserved. [2]: INT1.26, reserved. [1]: INT1.25, reserved.	e, the interrupt's pulse width e times of the CPU clock cycles.
19h	INT ENA3	7:0	[0]: INT1.24, reserved.	Access : R/W
	INT_ENA3[7:0]	7:0	The 8-bit mapping to INTS External interrupt enable. 0: Disable. 1: Enable.	TA1A one by one.
1Ah	INT_INV3	7:0	Default : 0x00	Access: R/W
	INT_INV3	7:0	The 8-bit mapping to INTS External interrupt polarity. When c093[0]=0 (edge moderate of the control of the cont	ode):
1Bh	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	



HK_M	HK_MCU INT1 Register (16-bit direct addressing, 0x1B00~0x1BFF)						
Index	Mnemonic	Bit	Description				
	INT_ACT3	7:0	Status register of each interrupt source set by hardware. This register is used in ISR( ) to determine which interrupt source occurs.  0: Interrupt inactive.  1: Interrupt active.				
1Dh	INT_SW3	7:0	Default : 0x00 Access : WO				
	INT_SW3[7:0]	7:0	Emulate interrupt.  0: Interrupt occurs just wher  1: SW-trigger interrupt, trigg	n individual source is triggered. er one pulse only.			
1Eh	INT_SRC3	7:0	Default : -	Access : RO			
	INT_SRC3	7:0	Interrupt source signal.  0: Clear the status bit.  1: Keep the status bit.				
1Fh ~	-	7:0	Default : -	Access : -			
FFh	-	7:0	Reserved.				



## NFC Register

NFC R	egister				
Index	Mnemonic	Bit	Description		
00h	REG00	7:0	Default : 0x00	Access : R/W	
	MILLER_T[7:6]	7:6	Modify miller duration tim 00: 32/fc. 01: 16/fc. 10: 8/fc. 11: 4/fc.	e.	
	MILLER_EN	5	Miller mode modification.  0: Disable modify miller m  1: Enable modify miller m		
	TX_RATE[4:2]	4:2	000: Fc/8. 001: Fc/16. 010: Fc/32. 011: Fc/64. 100: Fc/128. 101: Fc/256. 110: Fc/4. 111: Fc/2.		
	TX_MODE	1	Others: Reserved.  TX mode.  O: TX output signal is bypassws from Dout[0].  1: TX output signal is controlled by buffer control module.		
	TX_EN	0	TX enable. 0: Disable TX. 1: Enable TX output signal to RF.		
04h	REG04	7:0	Default : 0x15	Access : R/W	
	TX_VGA[7:0]	7:0	TX voltage gain control. Bit[7:0]: MODI_LV.		
08h	REG08	7:0	Default : 0x00	Access : R/W	
	TX_DATA[7:0]	7:0	TX data port.		
OCh	REGOC	7:0	Default : 0x00	Access: RO, R/W	
	NFC_DCT	7	NFC external RF detected	•	
	RX_SYNC_EN	6	RX sync function enable.		
	RX_POLAR	5	0: RX signal active high. 1: RX signal active low.		
	IDLE32_DLY_EN	4	Idle32 delay timer enable		



NFC R	egister			
Index	Mnemonic	Bit	Description	
	RX_RATE[3:2]	3:2	RX rate. 00: Fc/8. 01: Fc/16. 10: Fc/32. 11: Fc/64.	
	FIFO_EMPTY	1	RX FIFO empty.	
	RX_EN	0	RX enable.	
10h	REG10	7:0	Default: 0x06	Access : R/W
	RX_VGA0[7:0]	7:0	RX voltage gain control 0 for Bit[7]: Reserved. Bit[6:0]: DROOP.	or DROOP.
14h	REG14	7:0	Default : 0x55	Access : R/W
	RX_VGA1[7:0]	7:0	RX voltage gain control 1. Bit[7:6]: GAIN1. Bit[5:4]: GAIN1AC. Bit[3:2]: GAIN2. Bit[1:0]: GAIN2AC.	
18h	REG18	7:0	Default : 0x4F	Access : R/W
	RX_VGA2[7:0]	7:0	RX voltage gain control 2. Bit[7]: Reserved. Bit[6:4]: LEVEL. Bit[3:2]: Reserved. Bit[1:0]: INVOUT.	<u>-</u>
1Ch	REG1C	7:0	Default : 0x00	Access : WO
	- RD_STROB	7:1 0	Reserved. Read strobe.	
20h	REG20	7:0	Default : 0x00	Access : RO
2011	RX_DATA[7:0]	7:0	RX data port.	Access : No
24h	REG24	7:0	Default : 0x00	Access : RO
	UNI_DECODE_COL_POS0[7:0]	7:0	UNI decode first collision p	1
28h	REG28	7:0	Default : 0x00	Access : RO
	UNI_DECODE_COL_POS1[7:0]	7:0	UNI decode first collision p	L
2Ch	REG2C	7:0	Default : 0xA0	Access : R/W
	HF_RESET	7	0: HF reset.	· · · · · · · · · · · · · · · · · · ·
	MICLK_INV	6	Invert miller clock.	
	MICLK_GAT	5	Gate miller clock.	
	•	•	•	



NFC R	egister			
Index	Mnemonic	Bit	Description	
	TXCLK_INV	4	Invert TX clock.	
	TXCLK_GAT	3	Gate TX clock.	
	RXCLK_INV	2	Invert RX clock (clk13m no inversion).	
	RXCLK_GAT	1	Gate RX clock (clk13m always working).	
	BYPASS_TRX	0	Bypass analog block and pull TX/RX signal to IO	).
30h	REG30	7:0	Default : 0x40 Access : R/W	
	PWR_CTRL[7:0]	7:0	Analog block power control.  Bit[7]: PDN_OC_LV.  Bit[6]: TAG_MODE_LV.  Bit[5]: FBR_CON_LV.  Bit[4]: TX_EN_LV.  Bit[3]: PWR_NFC.  Bit[2]: PWR.  Bit[1]: PWR_RX.  Bit[0]: PWR_TX.	
34h	REG34	7:0	Default: 0x44 Access: R/W	
	UNI_RCLK_INV	7	Invert UNI decode clock (UNI_DECODE).	
	UNI_RCLK_GAT	6	Gate UNI decode clock (UNI_DECODE).	
	SWP_TCLK_INV	5	Invert SWP Timer clock.	
	SWP_TCLK_GAT	4	Gate SWP Timer clock.	
	RXREC_RCLK_INV	3	Invert RX_RECOVERY clock (RX_RECOVERY).	
	RXREC_RCLK_GAT	2	Gate RX_RECOVERY clock (RX_RECOVERY).	
	- 60	1:0	Reserved.	
38h	REG38	7:0	Default : 0x03 Access : RO, R/W	/
	SWITCH_MD[7:6]	7:6	Serial IN/OUT switch mode. 00: Normal. 01: BB2S. 10: Bypass BB.	
	MM_DECODE_EN	5	Modify Miller decode enable.	
	MM_DECODE_DONE	4	Modify Miller decode done.	
	SOFT_TX	3	Software TX value.	
	SOFT_CFG	2	Software configure TX output value enable.	
	SDD43B_CLKSEL	1	SDD43b clock select (NRZ_DECODE, NRZ_BPSK_ENCODE, SDD43B_CTRL). 0: Fc. 1: Fc/2.	



Index	Mnemonic	Bit	Description		
	TAG_CLK13M_SEL	0	Tag mode tag encode clock	k selection.	
			0: Clock from crystal. 1: Clock from field.		
3Ch	REG3C	7:0	Default : 0x24	Access : R/W	
	IDLE32I_DLY_EN	7	Idle32i delay timer enable.		
	TX_POLAR	6	0: TX signal active low. 1: TX signal active high.		
	BUF_CLKSEL	5	0: Clk1356. 1: Clkdiv2.		
	TX_ENCODE	4	TX Manchester encode ena	ıble.	
	IDREG_SEL	3	0: NFCID1[55:0] generated	•	
			NFCID1[63:56] generated	A	
	NEC DIVIDAGI	2.0	1: NFCID1[63:0] generated		
	NFC_DIV[2:0]	2:0	000: NFC module needs for	dule needs fc/2 clock (3.2M).	
		X	010: NFC module needs fc/4 clock (848K). 011: NFC module needs fc/8 clock (424K).		
			100: NFC module needs fc/	/16 clock (212K).	
	× 0.		Others: RFU.	1	
40h	REG40	7:0	Default: 0x40	Access: RO, R/W	
	SDD106_EBIT_EN	7	SDD106 end bit enable.		
	SDD106_CLKSEL	6	SDD106 clock selection (MI	· · · · · · · · · · · · · · · · · · ·	
	(,0)		MANSUB106_ENCODE, SDI 0: Fc.	D106_CTRL).	
	70 46		1: Fc/2.		
	SDD106_COMP2	5	Single device detection 106	K RATS complete.	
	SDD106_ST2	4	Single device detection 106	5K start 2.	
	SDD106_ST1	3	Single device detection 106	5K start 1.	
	SDD106_COMP1	2	Single device detection 106	K SDD complete.	
	SDD106_CLR	1	Clear Single device detection	on 106K.	
	SDD106_EN	0	Single device detection 106	K enable.	
44h	REG44	7:0	Default : 0x00	Access: RO, R/W	
	SDD106_DESEL_DET	7	Single device detection 106 detection.	5K DESEL command	
	CB_WADDR_CLR	6	Control buffer CPU write ac	ddress clear.	
	SDD24_ERR	5	Single device detection error flag happens at 212/424K/848K/1.6M/3.2M.		



NFC R	egister			
Index	Mnemonic	Bit	Description	
	MAN_DECODE_EN	4	Data transaction Manchest 212/424k/848K/1.6M/3.2M	
	SDD24_ST	3	Single device detection 212/424K/848K/1.6M/3 start.	
	SDD24_COMP	2	Single device detection 212 complete.	2/424K/848K/1.6M/3.2M
	SDD24_CLR	1	Clear Single device detection 212/424K/848K/1.6M/3.2M	
	SDD24_EN	0	Single device detection 212 enable.	2/424K/848K/1.6M/3.2M
48h	REG48	7:0	Default : 0x00	Access : R/W
	NFCID10[7:0]	7:0	NFCID10 register value.	
4Ch	REG4C	7:0	Default: 0x00	Access : R/W
	NFCID11[7:0]	7:0	NFCID11 register value.	
50h	REG50	7:0	Default: 0x00	Access : R/W
	NFCID12[7:0]	7:0	NFCID12 register value.	
54h	REG54	7:0	Default : 0x00	Access : R/W
	NFCID13[7:0]	7:0	NFCID13 register value.	
58h	REG58	7:0	Default : 0x00	Access : R/W
	NFCID14[7:0]	7:0	NFCID14 register value.	
5Ch	REG5C	7:0	Default : 0x00	Access : R/W
	NFCID15[7:0]	7:0	NFCID15 register value.	
60h	REG60	7:0	Default : 0x00	Access : R/W
	NFCID16[7:0]	7:0	NFCID16 register value.	
64h	REG64	7:0	Default : 0x00	Access: R/W
	NFCID17[7:0]	7:0	NFCID17 register value.	
68h	REG68	7:0	Default : 0x00	Access: R/W
	NFCID18[7:0]	7:0	NFCID18 register value.	
6Ch	REG6C	7:0	Default : 0x00	Access: R/W
	NFCID19[7:0]	7:0	NFCID19 register value.	
70h	REG70	7:0	Default : 0x00	Access : R/W
	NFCID20[7:0]	7:0	NFCID20 register value.	
74h	REG74	7:0	Default : 0x00	Access : R/W
	NFCID21[7:0]	7:0	NFCID21 register value.	
78h	REG78	7:0	Default : 0x00	Access : R/W



Index	Mnemonic	Bit	Description	
	NFCID22[7:0]	7:0	NFCID22 register value.	
7Ch	REG7C	7:0	Default : 0x00	Access : R/W
	NFCID23[7:0]	7:0	NFCID23 register value.	
80h	REG80	7:0	Default : 0x00	Access : R/W
	NFCID24[7:0]	7:0	NFCID24 register value.	
84h	REG84	7:0	Default : 0x00	Access : R/W
	NFCID25[7:0]	7:0	NFCID25 register value.	
88h	REG88	7:0	Default: 0x00	Access : R/W
	NFCID26[7:0]	7:0	NFCID26 register value.	
8Ch	REG8C	7:0	Default : 0x00	Access : R/W
	NFCID27[7:0]	7:0	NFCID27 register value.	
90h	REG90	7:0	Default: 0x14	Access : R/W
	-	7:6	Reserved.	
	CRYPTO_CLK_INV	5	Invert Crypto clock (MM_ENCODE clock).	
	CRYPTO_CLK_GAT	4	Gate Crypto clock (MM_ENCODE clock).	
	PPM_TCLK_INV	3	Invert PPM_ENCODE clock (PPM_ENCODE).	
	PPM_TCLK_GAT	2	Gate PPM_ENCODE clock (PPM_ENCODE).	
	- 46 (1)	1:0	Reserved.	
94h	REG94	7:0	Default : 0xA0	Access : R/W
	SDD24_SLOT_DELAY[7:0]	7:0	Single device detection 21 reply delay (fc).	2/424K/848K/1.6M/3.2M slot
98h	REG98	7:0	Default: 0x82	Access: R/W
	TST_NC[7:0]	7:0	TST_NC value for analog T	RX_TOP setting.
9Ch	REG9C	7:0	Default: 0x03	Access: R/W
	RX_REC_EN	7	RX recovery enable.	
	UNI_DECODE_DAT_PHASE_EN	6	UNI decode data phase de detection).	etect enable (for gen2 tag
	RX_REC_TYPE[5:4]	5:4	RX recovery type. 00: One sub-carrier remov 01: Two sub-carrier remov 10: BPSK sub-carrier remov 11: BPSK sub-carrier remov decode).	ver (Tag43B decode).
	RX_REC_FORCE_LOW	3	RX recovery force data lov	V.
	RX_REC_THRSHD[2:0]	2:0	RX recovery decision thres	hold.



Index	Mnemonic	Bit	Description		
A0h	REGA0	7:0	Default : 0x1F	Access : R/W	
	RX_REC_PERIOD[7:0]	7:0	RX recovery sub-carrier	period.	
A4h	REGA4	7:0	Default : 0x00	Access : RO, R/V	
	UNI_DECODE_DONE	7	UNI decode done.		
	UNI_DECODE_COL_FLAG	6	UNI decode collision oc 0: No collision. 1: Collision.	cur flag.	
	UNI_DECODE_DIR  UNI_DECODE_EN	5:2	UNI decode clock select (fs).  0000: Fc.  0001: Fc/2.  0010: Fc/4.  0011: Fc/8.  0100: Fc/16.  0101: Fc/32.  0110: Fc/64.  0111: Fc/128.  1000: Fc/256.  1001: Fc/512.  1010: Fc/1024.  Others: Reserved.  UNI decode direction.  0: MSB first.  1: LSB first.		
	UNI_DECODE_EN	0	UNI decode enable.		
A8h	REGAS	7:0	Default : 0x00	Access : R/W	
ACh	UNI_DECODE_DELAY0[7:0]  REGAC	7:0 <b>7:0</b>	UNI decode delay0.  Default: 0x00	Access : R/W	
ACII	UNI_DECODE_DELAY1[7:0]	7:0	UNI decode delay1.	ACCESS . R/ W	
B0h	REGBO	7:0	Default : 0x1C	Access : R/W	
=	UNI DECODE TIME REC EN	7	UNI decode timing reco	<u> </u>	
	UNI_DECODE_SOF_THD[6:0]	6:0	_	UNI decode SOF detect threshold.	
B4h	REGB4	7:0	Default : 0x00	Access : R/W	
	UNI_DECODE_SOF_MASK0[7:0]	7:0	UNI decode SOF mask	<del>-</del>	
B8h	REGB8	7:0	Default : 0x00	Access : R/W	
	UNI_DECODE_SOF_MASK1[7:0]	7:0	UNI decode SOF mask	1.	
				_	
BCh	REGBC	7:0	Default : 0xAA	Access: R/W	



NFC R	egister			
Index	Mnemonic	Bit	Description	
C0h	REGC0	7:0	Default : 0xAA	Access : R/W
	UNI_DECODE_SOF_MASK3[7:0]	7:0	UNI decode SOF mask 3.	
C4h	REGC4	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_BIT0_MASK0[7:0]	7:0	UNI decode bit0 mask 0.	
C8h	REGC8	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_BIT0_MASK1[7:0]	7:0	UNI decode bit0 mask 1.	
CCh	REGCC	7:0	Default : 0xAA	Access : R/W
	UNI_DECODE_BIT0_MASK2[7:0]	7:0	UNI decode bit0 mask 2.	
D0h	REGD0	7:0	Default : 0xAA	Access : R/W
	UNI_DECODE_BIT0_MASK3[7:0]	7:0	UNI decode bit0 mask 3.	
D4h	REGD4	7:0	Default : 0xAA	Access : R/W
	UNI_DECODE_BIT1_MASK0[7:0]	7:0	UNI decode bit1 mask 0.	
D8h	REGD8	7:0	Default : 0xAA	Access : R/W
	UNI_DECODE_BIT1_MASK1[7:0]	7:0	UNI decode bit1 mask 1.	
DCh	REGDC	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_BIT1_MASK2[7:0]	7:0	UNI decode bit1 mask 2.	
E0h	REGEO X	7:0	Default: 0x00	Access : R/W
	UNI_DECODE_BIT1_MASK3[7:0]	7:0	UNI decode bit1 mask 3.	
E4h	REGE4	7:0	Default : 0x7F	Access : R/W
	SDD106_FDT_DELAY[7:0]	7:0	Single device detection 106K FDT delay time (8'h7F:	
	(0)		meet spec.).	T
E8h	REGE8	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_PHASE_EN	7	UNI decode phase detect e	nable.
	UNI_DECODE_DAT_IDX[6:4]	6:4	UNI data correlation bit ind	lex.
			000: 4 bits.	
			001: 8 bits.	
			010: 12 bits.	
			011: 16 bits.	
			100: 20 bits.	
			101: 24 bits.	
			110: 28 bits.	
			111: 32 bits.	
	DECODE_LEN1[3:0]	3:0	Decode length1 for UNI_DI UNI_DECODE & MM_DECO	` ,
ECh	REGEC	7:0	Default: 0x00	Access : R/W



Index	Mnemonic	Bit	Description	
	DECODE_LEN0[7:0]	7:0	Decode length0 for UNI_D UNI_DECODE & MM_DECO	` ,
F0h	REGF0	7:0	Default : 0x00	Access : R/W
	TEST_TRX[7:0]	7:0	TEST_TRX value for analog	g TRX_TOP setting.
F4h	REGF4	7:0	Default : 0x41	Access : R/W
	SDD43B_PTLINFO0[7:0]	7:0	Single device detection 43	B Protocol Information0.
F8h	REGF8	7:0	Default : 0x00	Access : R/W
	SDD43B_PTLINFO1[7:0]	7:0	Single device detection 43	B Protocol Information1.
FCh	REGFC	7:0	Default: 0x00	Access : R/W
	SDD43B_PTLINFO2[7:0]	7:0	Single device detection 43 byte).	B Protocol Information2 (1s
100h	REG100	7:0	Default : 0x00	Access : R/W
	SDD43B_PUPI0[7:0]	7:0	Single device detection 43B PUPI0.	
104h	REG104	7:0	Default: 0x00	Access : R/W
	SDD43B_PUPI1[7:0]	7:0	Single device detection 43	B PUPI1.
<b>108</b> h	REG108	7:0	Default : 0x00	Access : R/W
	SDD43B_PUPI2[7:0]	7:0	Single device detection 43	B PUPI2.
10Ch	REG10C	7:0	Default: 0x00	Access : R/W
	SDD43B_PUPI3[7:0]	7:0	Single device detection 43	B PUPI3 (1st byte).
110h	REG110	7:0	Default : 0x00	Access : R/W
	SDD43B_APPDAT0[7:0]	7:0	Single device detection 43	B Application Data0.
114h	REG114	7:0	Default : 0x00	Access : R/W
	SDD43B_APPDAT1[7:0]	7:0	Single device detection 43	B Application Data1.
118h	REG118	7:0	Default : 0x00	Access : R/W
	SDD43B_APPDAT2[7:0]	7:0	Single device detection 43	B Application Data2.
11Ch	REG11C	7:0	Default : 0x00	Access : R/W
	SDD43B_APPDAT3[7:0]	7:0	Single device detection 43 byte).	B Application Data3 (1st
120h	REG120	7:0	Default : 0x00	Access : R/W
	-	7:5	Reserved.	
	SDD43B_COMP_CLR	4	Single device detection 43	B complete clear.
	SDD43B_COMP	3	Single device detection 43	B complete.
	SDD43B_HALT_SDD	2	Set Single device detection	1 43B to Halt state.
	SDD43B_CLR	1	Clear Single device detecti	on 43B.



Index	Mnemonic	Bit	Description	
	SDD43B_EN	0	Single device detection 43I	3 enable.
124h	REG124	7:0	Default : 0x02	Access : R/W
	SDD106_ATQA0[7:0]	7:0	Single device detection 106	SK ATQA0.
128h	REG128	7:0	Default : 0x00	Access : R/W
	SDD106_ATQA1[7:0]	7:0	Single device detection 106	SK ATQA1.
12Ch	REG12C	7:0	Default: 0x00	Access : R/W
	SDD106_SAK[7:0]	7:0	Single device detection 100	SK SAK.
130h	REG130	7:0	Default: 0x00	Access: RO, R/W
	NRZ_DECODE_DONE	7	NRZ decode done.	
	-	6:5	Reserved.	
	NRZ_DECODE_EN	4	NRZ decode enable.	
	MAN_DECODE_DONE	3	Manchester decode done.	
	MAN_DECODE_SIGN	2	Manchester decode sign.	
			0: Reverse.	
			1: Observe.	
	MAN_DECODE_CRC_PASS	1	Manchester decode CRC ch	•
	MAN_DECODE_TIME_REC_EN	0	Manchester decode timing	1
134h	REG134	7:0	Default : 0x3A	Access : R/W
	MAN_DECODE_THRSHD[7:0]	7:0	Manchester decode packet	detect threshold.
138h	REG138	7:0	Default : 0x00	Access : RO
	MAN_DECODE_CRC0[7:0]	7:0	Manchester decode CRC0.	1
13Ch	REG13C	7:0	Default : 0x00	Access : RO
	MAN_DECODE_CRC1[7:0]	7:0	Manchester decode CRC1.	1
140h	REG140	7:0	Default : 0x00	Access : RO
	RN32_0[7:0]	7:0	TRNG32 byte0.	1
144h	REG144	7:0	Default : 0x00	Access : RO
	RN32_1[7:0]	7:0	TRNG32 byte1.	1
148h	REG148	7:0	Default : 0x00	Access : RO
	RN32_2[7:0]	7:0	TRNG32 byte2.	
14Ch	REG14C	7:0	Default : 0x00	Access : RO
	RN32_3[7:0]	7:0	TRNG32 byte3.	Ţ
150h	REG150	7:0	Default : 0x00	Access : R/W
	ENCODE_LEN0[7:0]	7:0	Encoder length0.	·
154h	REG154	7:0	Default : 0x00	Access : R/W



Total at	Manageria	D!	Decembel:	
Index	Mnemonic	Bit	Description	
	-	7:4	Reserved.	
	ENCODE_LEN1[3:0]	3:0	Encoder length1.	
158h	REG158	7:0	Default : 0x84	Access: RO, R/W
	TIMER_CLK13M_SEL	7	Tag mode timer clock select (TX_ENCODE_TIMER, TX106_ENCODE_TIMER).  0: Clock from crystal.  1: Clock from field.	
	SDD106_COMP3		SDD106 CLT complete.	
	MANSUB106_ENCODE_CRC_EN	5	Manchester with subcarrier	106K encode CRC enable
	MANSUB106_ENCODE_EN	4	Manchester with subcarrier	106K encode enable.
	MANSUB106_ENCODE_MODE	3	Manchester with subcarrier 0: ISO14443A mode. 1: CLT mode.	106K encode mode.
	MAN_ENCODE_SIGN	2	Manchester encode sign.	
			0: Reverse.	
		1: Observe.  1 Reserved.		
	-			
	MAN_ENCODE_EN	0	Manchester encode enable	
15Ch	REG15C	7:0	Default : 0xE8	Access: RO, R/W
	BPSK_ENCODE_SOF_EN	7	1: NRZ BPSK encode SOF e	
	BPSK_ENCODE_EOF_EN	6	1: NRZ BPSK encode EOF	
	BPSK_ENCODE_TRO_EN	5	1: NRZ BPSK encode TR0 e	enable.
	BPSK_ENCODE_EN	4	NRZ BPSK encode enable.	
	MM_DECODE_AUTO_SYNC	3	Modify Miller decode auto s	
	MM_DECODE_PARITY_ERROR	2	Modify Miller decode parity	
	PPM_ENCODE_SEL	1	PPM encode select (enable PPM_ENCODE_MODE=0). 0: PPM4. 1: PPM256.	with
	PPM_ENCODE_EN	0	PPM encode enable.	
160h	REG160	7:0	Default : 0x00	Access : R/W
	MM_ENCODE_CLKSEL[7:6]	7:6	MM encode clock select (fs 00: Fc/16 (106K). 01: Fc/8 (212K). 10: Fc/4 (424K). 11: Fc/2 (848K).	).



NFC R	egister			
Index	Mnemonic	Bit	Description	
	MM_ENCODE_CRC_EN	5	Modify Miller encode CRC e	enable.
	MM_ENCODE_EN	4	Modify Miller encode enable	e.
	MM_ENCODE_MODE	3	MM encode protocol select. 0: ISO1443A mode. 1: Topaz mode (MM_ENCODE_CLKSEL=2'b11).	
	PPM_ENCODE_MODE	2	PPM encode mode. 0: PPM4/256 encode. 1: EOF encode.	
	TX_ENCODE_DLY_EN	1	Transmit (encode) delay tir	mer enable.
	RX_DECODE_DLY_EN	0	Receive (decode) delay tim	er enable.
164h	REG164	7:0	Default : 0x00	Access : R/W
	RX_DECODE_DLY0[7:0]	7:0	Receive (decode) delay time0 (count by clk135	
168h	REG168	7:0	Default: 0x00	Access : R/W
	RX_DECODE_DLY1[7:0]	7:0	Response (decode) delay time1.	
16Ch	REG16C	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_BIT_CYCLE[7:0]	7:0	UNI decode bit cycle (fs).	
170h	REG170	7:0	Default: 0x01	Access : R/W
	- X 0	7:3	Reserved.	
	RX_SYNC_SAMPLE_POS[2:0]	2:0	RX sync sample position.	
174h	REG174	7:0	Default : 0x7E	Access : R/W
	UNI_DECODE_EOF_THD[7:0]	7:0	UNI decode EOF detect thr	eshold.
178h	REG178	7:0	Default : 0x00	Access : R/W
	- 1	7:2	Reserved.	
	UNI_DECODE_EOF_IDX[1:0]	1:0		
17Ch	REG17C	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK0_0[7:0]	7:0	UNI decode EOF mask 0_0	•
180h	REG180	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK0_1[7:0]	7:0	7:0 UNI decode EOF mask 0_1.	
184h	REG184	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK0_2[7:0]	7:0	UNI decode EOF mask 0_2	
188h	REG188	7:0	Default : 0x00	Access : R/W



Index	Mnemonic	Bit	Description	
	UNI_DECODE_EOF_MASK0_3[7:0]	7:0	UNI decode EOF mask 0_3	
18Ch	REG18C	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK1_0[7:0]	7:0	UNI decode EOF mask 1_0	T
190h	REG190	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK1_1[7:0]	7:0	UNI decode EOF mask 1_1	• 1
194h	REG194	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK1_2[7:0]	7:0	UNI decode EOF mask 1_2	
198h	REG198	7:0	Default: 0x00	Access : R/W
	UNI_DECODE_EOF_MASK1_3[7:0]	7:0	UNI decode EOF mask 1_3	
19Ch	REG19C	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK2_0[7:0]	7:0	UNI decode EOF mask 2_0	
1A0h	REG1A0	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK2_1[7:0]	7:0	UNI decode EOF mask 2_1	
1A4h	REG1A4	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK2_2[7:0]	7:0	UNI decode EOF mask 2_2	
1A8h	REG1A8	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK2_3[7:0]	7:0	UNI decode EOF mask 2_3	
1ACh	REG1AC	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK3_0[7:0]	7:0	UNI decode EOF mask 3_0	
1B0h	REG1B0	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK3_1[7:0]	7:0	UNI decode EOF mask 3_1	•
1B4h	REG1B4	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK3_2[7:0]	7:0	UNI decode EOF mask 3_2	•
1B8h	REG1B8	7:0	Default : 0x00	Access : R/W
	UNI_DECODE_EOF_MASK3_3[7:0]	7:0	UNI decode EOF mask 3_3	
1BCh	REG1BC	7:0	Default : 0x00	Access : RO
	SDD24_SLOT[7:4]	7:4	SDD24 response slot.	
	SDD43B_SLOT[3:0]	3:0	SDD43B response slot.	
1C0h	REG1C0	7:0	Default : 0x00	Access : R/W
	IDLE32I_DLY0[7:0]	7:0	Idle32i delay time0 (interru	ipt) (count by clk1356).
1C4h	REG1C4	7:0	Default : 0x00	Access : R/W
	IDLE32I_DLY1[7:0]	7:0	Idle32i delay time1.	
1C8h	REG1C8	7:0	Default : 0x00	Access : R/W
	IDLE32I_DLY2[7:0]	7:0	Idle32i delay time2.	



Index	Mnemonic	Bit	Description	
1CCh	REG1CC	7:0	Default : 0x00	Access : R/W
	IDLE32I_DLY3[7:0]	7:0	Idle32i delay time3.	
1D0h	REG1D0	7:0	Default : 0x00	Access : R/W
	IDLE32_DLY0[7:0]	7:0	Idle32 delay time0 (coun	t by clk1356).
1D4h	REG1D4	7:0	Default : 0x00	Access : R/W
	IDLE32_DLY1[7:0]	7:0	Idle32 delay time1.	
1D8h	REG1D8	7:0	Default : 0x00	Access : R/W
	IDLE32_DLY2[7:0]	7:0	Idle32 delay time2.	
1DCh	REG1DC	7:0	Default : 0x00	Access : R/W
	IDLE32_DLY3[7:0]	7:0	Idle32 delay time3.	
1E0h	REG1E0	7:0	Default : 0x0F	Access : R/W
	BPSK_ENCODE_TR0_DELAY0[7:0]	7:0	NRZ BPSK encode TR0 de	elay time0 (ETU).
1E4h	REG1E4	7:0	Default: 0x00	Access : R/W
	BPSK_ENCODE_TR0_DELAY1[7:0]	7:0	0 NRZ BPSK encode TR0 delay time1 (ETU	
1E8h	REG1E8	7:0	Default : 0x0B	Access : R/W
	BPSK_ENCODE_TR1_DELAY0[7:0]	7:0	NRZ BPSK encode TR1 de	elay time0 (ETU).
1ECh	REG1EC	7:0	Default : 0x00	Access : R/W
	BPSK_ENCODE_TR1_DELAY1[7:0]	7:0	NRZ BPSK encode TR1 de	elay time1 (ETU).
1F0h	REG1F0	7:0	Default : 0x5A	Access : R/W
	TRX2[7:0]	7:0	TRX2. Bit[7]: HYS_COMP. Bit[6]: HBWNOF. Bit[5]: HBW. Bit[4:3]: PEAKAC. Bit[2:1]: NOFAC. Bit[0]: PD_NOF.	
1F4h	REG1F4	7:0	Default : 0x40	Access : R/W
	MM_TCLK_INV	7	Invert MM_ENCODE clock	( (MM_ENCODE).
	MM_TCLK_GAT	6	Gate MM_ENCODE clock	(MM_ENCODE).
	SDD106_RCLK_INV	5	Invert SDD106 RX clock (	(MM_DECODE).
	SDD106_RCLK_GAT	4	Gate SDD106 RX clock (N	M_DECODE).
	SDD106_TCLK_INV	3	Invert SDD106 TX clock (	MANSUB106_ENCODE).
	SDD106_TCLK_GAT	2	Gate SDD106 TX clock (M	1ANSUB106_ENCODE).
	SDD106_CCLK_INV	1	Invert SDD106 ctrl clock	(SDD106_CTRL).
	SDD106_CCLK_GAT	0	Gate SDD106 ctrl clock (SDD106_CTRL).	



NFC R	egister				
Index	Mnemonic	Bit	Description		
1F8h	REG1F8	7:0	Default: 0x55	Access : R/W	
	TRNG_CLK_INV	7	Invert TRNG clock (TRNG).		
	TRNG_CLK_GAT	6	Gate TRNG clock (TRNG).		
	SDD43B_RCLK_INV	5	Invert SDD43B RX clock (N	IRZ_DECODE).	
	SDD43B_RCLK_GAT	4	Gate SDD43B RX clock (NR	Z_DECODE).	
	SDD43B_TCLK_INV	3	Invert SDD43B TX clock (N	RZ_BPSK_ENCODE).	
	SDD43B_TCLK_GAT	2	Gate SDD43B TX clock (NR	Z_BPSK_ENCODE).	
	SDD43B_CCLK_INV	1	Invert SDD43B ctrl clock (S	SDD43B_CTRL).	
	SDD43B_CCLK_GAT	0	Gate SDD43B ctrl clock (SD	DD43B_CTRL).	
1FCh	REG1FC	7:0	Default : 0x00	Access : R/W	
	MM_DECODE_SPDSEL[7:6] 7:6 SDD106 MM_DECODE sp 00: 106K. 01: 212K. 10: 424K.		00: 106K. 01: 212K.	ed select.	
M	MANSUB106_ENCODE_SPDSEL[5:4]	5:4	SDD106 MANSUB106_ENCODE speed select.  00: 106K.  01: 212K.  10: 424K.  11: 848K.		
	NRZ_DECODE_SPDSEL[3:2]	3:2	SDD43B NRZ_DECODE speed select. 00: 106K. 01: 212K. 10: 424K. 11: 848K.		
	NRZ_BPSK_ENCODE_SPDSEL[1:0]	1:0	SDD43B NRZ_BPSK_ENCODE speed select. 00: 106K. 01: 212K. 10: 424K. 11: 848K.		
200h	REG200	7:0	Default : 0x87	Access : R/W	
	MM_DECODE_LENGTH_MODE	7	MM_DECODE length mode 0: Normal mode report bits 1: Normal mode report bits CLT mode report bits are a don't care bits).	s with parity.	
	MM_DECODE_MODE	6	MM_DECODE mode.  0: Normal mode (decode report without parity).		



NFC R	egister			
Index	Mnemonic	Bit	Description	
			1: CLT mode (decode repo	rt with parity).
	IDLE32I_MODE	5	Idle32i delay timer mode.	
			0: One-shot mode.	
	TD 1 TOO 1 10 TO		1: Auto-reload mode.	
	IDLE32_MODE	4	Idle32 delay timer mode.  0: One-shot mode.	
			1: Auto-reload mode.	
	MM_DECODE_PACKET_DELAY[3:0]	3:0	MM_DECODE packet detect	tion sample delay.
204h	REG204	7:0	Default: 0x40	Access : R/W
	MM_DECODE_FDT_OFFSET[7:0]	7:0	MM_DECODE FDT delay of	fset for last bit equal '1'.
208h	REG208	7:0	Default : 0x00	Access : R/W
	TX_ENCODE_DLY0[7:0]	7:0	Transmit (encode) encode	delay Time0 (count by
		clk1356).		
20Ch	REG20C	7:0	Default : 0x00	Access : R/W
	TX_ENCODE_DLY1[7:0]	7:0	Transmit (encode) encode	delay Time1.
210h	REG210	7:0	Default : 0x00	Access : R/W
	TX_ENCODE_DLY2[7:0]	7:0	Transmit (encode) encode	delay Time2.
214h	REG214	7:0	Default : 0x00	Access : R/W
	TX_ENCODE_DLY3[7:0]	7:0	Transmit (encode) encode	delay Time3.
218h	REG218	7:0	Default : 0x54	Access : R/W
	TX106_ENCODE_DLY_EN	7	ManSub106 encode delay delay).	Fime enable (SDD106 auto
	TX106_ENCODE_DLY[6:0]	6:0	ManSub106 encode delay T (TX106_ENCODE_DLY).	Fime (SDD106 auto delay)
21Ch	REG21C	7:0	Default : 0x00	Access : RO
	IDLE32I_COUNT0[7:0]	7:0	Idle32i count0 (interrupt).	
220h	REG220	7:0	Default : 0x00	Access : RO
	IDLE32I_COUNT1[7:0]	7:0	Idle32i count1.	
224h	REG224	7:0	Default : 0x00	Access : RO
	IDLE32I_COUNT2[7:0]	7:0	Idle32i count2.	
228h	REG228	7:0	Default : 0x00	Access : RO
	IDLE32I_COUNT3[7:0]	7:0	Idle32i count3.	T
22Ch	REG22C	7:0	Default : 0x00	Access : RO
	IDLE32_COUNT0[7:0]	7:0	Idle32 count0.	T
230h	REG230	7:0	Default : 0x00	Access : RO



NFC R	egister			
Index	Mnemonic	Bit	Description	
	IDLE32_COUNT1[7:0]	7:0	Idle32 count1.	
234h	REG234	7:0	Default : 0x00	Access : RO
	IDLE32_COUNT2[7:0]	7:0	Idle32 count2.	
238h	REG238	7:0	Default : 0x00	Access : RO
	IDLE32_COUNT3[7:0]	7:0	Idle32 count3.	
23Ch	REG23C	7:0	Default : 0xFF	Access : R/W
	RFDET_DEBN_DISABLE	7 RF detection debounce (interrupt)		interrupt) disable.
	RFDET_DEBN_PERIOD[6:0]	6:0	RF detection debounce p	period (count with clkdiv2).
240h	REG240	7:0	Default: 0x00	Access : RO
244h	REG244 INT_MASK0[7:0]	7:0 7:0 7:0	Interrupt indicator0.  Bit[7]: MM_ENCODE_INE Bit[6]: MANSUB106_ENCO Bit[5]: MAN_ENCODE_IN Bit[4]: NRZ_BPSK_ENCO Bit[3]: PPM_ENCODE_IN Bit[2]: CB_ENCODE_IND Bit[1]: SDD24_INDICATO Bit[0]: SDD43B_INDICATO Bit[0]: SDD43B_INDICATO Default: 0x00  Interrupt mask0 (0: mas Bit[7]: MM_ENCODE_MA Bit[6]: MANSUB106_ENCO Bit[5]: MAN_ENCODE_MA Bit[4]: NRZ_BPSK_ENCO Bit[3]: PPM_ENCODE_MA Bit[2]: CB_ENCODE_MAS Bit[1]: SDD24_MASK.	CODE_INDICATOR. IDICATOR. DE_INDICATOR. DICATOR. ICATOR. OR. FOR. Access: R/W  k). SK. CODE_MASK. ASK. DE_MASK. ASK.
			Bit[0]: SDD43B_MASK.	
248h	SDD106_CLT_SIM_MODE			0x3000).
			SDD106 CLT mode advance command enable (not listed in mifare command set).  0: Disable.  1: Enable (SDD106_CLT_SIM_MODE no function).	
	SDD106_CLT_ADV_ENABLE	6	listed in mifare command 0: Disable.	d set).



	egister				
Index	Mnemonic	Bit	Description		
	SDD106_CLT_ENABLE	4	SDD106 CLT mode enab	le.	
	NRZ_DECODE_PACKET_DELAY[3:0]	3:0	NRZ_DECODE packet de	tection sample delay.	
250h	REG250	7:0	Default: 0x01	Access : R/W	
	-	7:1	Reserved.		
	MM_DECODE_FDT_DELAY1	0	MM_DECODE fdt delay1.		
254h	REG254	7:0	Default: 0x33	Access : R/W	
	MM_DECODE_FDT_DELAY0[7:0]	7:0	MM_DECODE fdt delay0.		
258h	REG258	7:0	Default: 0x10	Access : R/W	
	TRX3[7:0]	7:0	TRX3.		
			Bit[7:4]: HYS_TAGDEM.		
			Bit[3:2]: SEL_CLPF.	<b>\</b>	
2FCk	DECOEC .	7.0	Bit[1:0]: SEL_CENV.	A D /W	
25Ch	REG25C	7:0	Default : 0x15	Access : R/W	
	CDD24 BCH/ INN/	7:6	Reserved.	Invert SDD24 RX clock (MAN_DECODE).	
	SDD24_RCLK_INV	5	<u> </u>		
	SDD24_RCLK_GAT	4	Gate SDD24 RX clock (MAN_DECODE).		
	SDD24_TCLK_INV	3	Invert SDD24 TX clock (MAN_ENCODE).		
	SDD24_TCLK_GAT	2	Gate SDD24 TX clock (MAN_ENCODE).		
	SDD24_CCLK_INV	1	Invert SDD24 ctrl clock (SDD24_CTRL).		
	SDD24_CCLK_GAT	0	Gate SDD24 ctrl clock (S	,	
260h	REG260	7:0	Default : 0x00	Access : RO	
	INT_INDICATOR1[7:0]	7:0	Interrupt indicator1. Bit[7]: MM_DECODE_IND		
	, ,		Bit[6]: MAN_DECODE_IN		
			Bit[5]: NRZ_DECODE_IN		
			Bit[4]: UNI_DECODE_INI		
			Bit[3]: SDD106_COMP1_	INDICATOR.	
			Bit[2]: SDD106_COMP2_		
			Bit[1]: SDD106_COMP3_		
			Bit[0]: RFDET_INDICATO		
264h	REG264	7:0	Default : 0x00	Access: R/W	
	INT_MASK1[7:0]	7:0	Interrupt mask1 (0: mask).		
			Bit[7]: MM_DECODE_MA		
			Bit[6]: MAN_DECODE_M		
			Bit[5]: NRZ_DECODE_MA		
			Bit[4]: UNI_DECODE_MASK. Bit[3]: SDD106_COMP1_MASK.		



Index	Mnemonic	Bit	Description	A CIV
			Bit[2]: SDD106_COMP2_M/ Bit[1]: SDD106_COMP3_NE	
			Bit[0]: SDD106_COMP3_PC	_
268h	REG268	7:0	Default: 0x00	Access : R/W
	-	7:3	Reserved.	
	INT_MASK2[2:0]	2:0	Interrupt mask2 (0: mask). Bit[2]: IDLE32I_MASK. Bit[1]: RFDET_POS_MASK. Bit[0]: RFDET_NEG_MASK.	
26Ch	REG26C	7:0	Default : 0x00	Access : R/W
	INT_INDICATOR_CLR[7:2]	7:2	Interrupt indicator clear (1	•
			Bit[7]: MM_ENCODE_INDIO Bit[6]: MANSUB106_ENCO	
			Bit[5]: MAN_ENCODE_INDICATOR clear.	
	4 (		Bit[4]: NRZ_BPSK_ENCODE_INDICATOR clear.	
			Bit[3]: PPM_ENCODE_INDI	
	_	1:0	Bit[2]: CB_ENCODE_INDICATOR clear.  Reserved.	
270h	REG270	7:0	Default : 0x05	Access : R/W
27011	TRX4[7:0]	7:0	TRX4.	Access : K/ W
		7.10	Bit[3]: SEL_DOUT.	
	M. W.		Bit[2]: PWR_TAGDEM.	
			Bit[1:0]: PWR_CLKRCV.	
274h	REG274	7:0	Default : 0x00	Access : R/W
278h	SDD24_TD_DELAY1[7:0] <b>REG278</b>	7:0	SDD24 td delay1 (count by <b>Default : 0x00</b>	Access: R/W
2/011	SDD24_TD_DELAY0[7:0]	<b>7:0</b> 7:0	SDD24 td delay0 (count by	
27Ch	REG27C	7:0	Default : 0x00	Access : R/W
	SDD24_TS_DELAY1[7:0]	7:0	SDD24 ts delay1 (count by	-
280h	REG280	7:0	Default : 0x00	Access : R/W
	SDD24_TS_DELAY0[7:0]	7:0	SDD24 ts delay0 (count by	fc).
300h	REG300	7:0	Default : 0x10	Access : R/W
	-	7:6	Reserved.	
	CRYPTO_CLKSEL[5:4]	5:4	Crypto clock select.	
			00: Clk1356.	
			01: Clkdiv2.	



Index	Mnemonic	Bit	Description	
			11: Clkdiv8.	
	-	3:2	Reserved.	
	PRNG_EN	1	Prng enable.	
	PRNG_INIT	0	Prng load initial value.	
301h	REG301	7:0	Default : 0x00	Access : R/W
	PRNG_INIT_DATA3[7:0]	7:0	Prng initial data3.	
302h	REG302	7:0	Default : 0x00	Access : R/W
	PRNG_INIT_DATA2[7:0]	7:0	Prng initial data2.	
303h	REG303	7:0	Default: 0x00	Access : R/W
	PRNG_INIT_DATA1[7:0]	7:0	Prng initial data1.	
304h	REG304	7:0	Default : 0x00	Access : R/W
	PRNG_INIT_DATA0[7:0]	7:0	Prng initial data0.	131
305h	REG305	7:0	Default: 0x00	Access : RO
	PRNG_OUT3[7:0]	7:0	Prng output data3.	
306h	REG306	7:0	Default : 0x00	Access : RO
	PRNG_OUT2[7:0]	7:0	Prng output data2.	
307h	REG307	7:0	Default: 0x00	Access : RO
	PRNG_OUT1[7:0]	7:0	Prng output data1.	
308h	REG308	7:0	Default : 0x00	Access : RO
	PRNG_OUT0[7:0]	7:0	Prng output data0.	
309h	REG309	7:0	Default : 0x00	Access : R/W
	- X	7:6	Reserved.	
	KSGEN_FEEDBACK_EN	5	Ksgen data feedback en	able.
	KSGEN_INJECT_EN	4	Ksgen data injection ena	ıble.
	-	3:2	Reserved.	
	KSGEN_EN	1	Ksgen enable.	
	KSGEN_INIT	0	Ksgen load initial value.	
30Ah	REG30A	7:0	Default : 0x00	Access : R/W
	KSGEN_KEY5[7:0]	7:0	Ksgen key5 (KeyA/B).	
30Bh	REG30B	7:0	Default: 0x00	Access : R/W
	KSGEN_KEY4[7:0]	7:0	Ksgen key4 (KeyA/B).	
30Ch	REG30C	7:0	Default: 0x00	Access : R/W
	KSGEN_KEY3[7:0]	7:0	Ksgen key3 (KeyA/B).	
30Dh	REG30D	7:0	Default : 0x00	Access : R/W



NFC R	egister			
Index	Mnemonic	Bit	Description	
	KSGEN_KEY2[7:0]	7:0	Ksgen key2 (KeyA/B).	
30Eh	REG30E	7:0	Default : 0x00	Access : R/W
	KSGEN_KEY1[7:0]	7:0	Ksgen key1 (KeyA/B).	
30Fh	REG30F	7:0	Default : 0x00	Access : R/W
	KSGEN_KEY0[7:0]	7:0	Ksgen key0 (KeyA/B).	
310h	REG310	7:0	Default : 0x00	Access : R/W
	KSGEN_DATA3[7:0]	7:0	Ksgen injection data3.	
311h	REG311	7:0	Default: 0x00	Access : R/W
	KSGEN_DATA2[7:0]	7:0	Ksgen injection data2.	
312h	REG312	7:0	Default : 0x00	Access : R/W
	KSGEN_DATA1[7:0]	7:0	Ksgen injection data1.	<b>\</b>
313h	REG313	7:0	Default: 0x00	Access : R/W
	KSGEN_DATA0[7:0]	7:0	Ksgen injection data0.	
314h	REG314	7:0	Default : 0x00	Access : R/W
	PRNG_LEN[7:0]	7:0	Prng operation length.	
315h	REG315	7:0	Default : 0x00	Access : R/W
	KSGEN_LEN[7:0]	7:0	Ksgen operation length.	



## SWP\_LOGIC Register

SWP_I	LOGIC Register			
Index	Mnemonic	Bit	Description	
00h	REG00	7:0	Default: 0x04	Access : R/W
	CKG_SWP_BITCLK[3:0]	7:4	SWP bit clock setting.	
			Bit 3~2: Select clock source.	
			00,01,10: Select SWP_BIT_C	LK.
			11: Select xtal clock. Bit 1: Invert clock.	
			Bit 0: Disable clock.	
	SWP_BIT_RATE[2:0]	3:1	SWP bit rate.	
			000: Fc/8.	
			001: Fc/16.	
		C	010: Fc/32.	
			011: Fc/64. 100: Fc/128.	
			101: Fc/256.	
			110: Fc/512.	
			111: Fc/1024.	
	SWP_TX_EN	0	SWP TX enable.	T
01h	REG01	7:0	Default : 0x00	Access: RO, R/W
	TX_DATA3_READY_CLR	7	Clear TX data3.	
	TX_DATA2_READY_CLR	6	Clear TX data2.	
	TX_DATA1_READY_CLR	5	Clear TX data1.	
	TX_DATA0_READY_CLR	4	Clear TX data0.	
	TX_DATA_READY[3:0]	3:0	SWP TX data0~3 ready.	T
02h	REG02	7:0	Default : 0x00	Access: RO, R/W
	TYPEA_ALIGN_TX	7	Structure of DATA_FIELD in (	
			1: TX Data structure Type A	•
	T/054 415011 51/	_	0: TX Data structure is byte a	
	TYPEA_ALIGN_RX	6	Structure of DATA_FIELD in (	
			1: RX Data structure Type A 0: RX Data structure Byte alignment of the structure of the str	-
	ACT_FR	5	ACT FR in ACT LLC control fie	
	ACT_INF	4	ACT INF in ACT LLC control fi	
	ACT_CTRL[2:0]	3:1	ACT Control in ACT LLC contr	ol field.
	ACT_READY	0	ACT READY, sent from UICC	to CLF.
03h	REG03	7:0	Default: 0x00	Access : R/W
	CKG_SWP_RXCLK[3:0]	7:4	SWP RX clock setting.	



SWP_I	LOGIC Register			
Index	Mnemonic	Bit	Description	
			Bit 3~2: Select clock source. 00,01,10: Select SWP_RX_CL 11: Select xtal clock. Bit 1: Invert clock. Bit 0: Disable clock.	K.
	CKG_SWP_TXCLK[3:0]	3:0	SWP TX clock setting. Bit 3~2: Select clock source. 00,01,10: Select SWP_TX_CL 11: Select xtal clock. Bit 1: Invert clock. Bit 0: Disable clock.	K.
04h	REG04	7:0	Default: 0x01	Access : R/W
	ACT_POWER_MODE[7:0]	7:0	ACT power mode. 00: Low power mode. 01: Full power mode. Others: Reserved.	UA
05h	REG05	7:0	Default: 0x00	Access : RO
	ACT_SYNC_ID0[7:0]	7:0	ACT SYNC ID0, sent from UIO	CC to CLF.
06h	REG06	7:0	Default : 0x00	Access : RO
	ACT_SYNC_ID1[7:0]	7:0	ACT SYNC ID1, sent from UIO	CC to CLF.
07h	REG07	7:0	Default: 0x28	Access : R/W
	ACT_VERIFY_ID0[7:0]	7:0	ACT verification data0, stored	l in CLF.
08h	REG08	7:0	Default : 0x60	Access : R/W
	ACT_VERIFY_ID1[7:0]	7:0	ACT verification data1, stored	l in CLF.
09h	REG09	7:0	Default : 0x00	Access : RO
	ACT_INFORMATION[7:0]	7:0	ACT INFORMATION field. Bit 0: SWP bit duration up to Bit 1: SWP bit duration down Bit 7~2: Reserved.	• •
0Ah	REG0A	7:0	Default : 0x00	Access : RO, R/W
	DECODE_DELAY	7	Delay one clock of SWP deco	de strobe.
	DEACTIVATE	6	Software DEACTIVATE SWP.	
	SWP_STATE[3:0]	5:2	SWP current finite state mach	nine.
	ACT_SYNC_FAIL	1	ACT SYNC_ID verification fail	
	ACT_SYNC_FINISH	0	ACT SYNC_ID verification fini	sh.
0Bh	REG0B	7:0	Default : 0x00	Access : RO, R/W



Index	Mnemonic	Bit	Description	
	SWP_CLT_INIT	7	SWP CLT init enable.	
	SWP_TX_STOP	6	SWP TX stop enable.	
	ACT_ALL_FINISH	5	ACT SYNC_ID verification f ready finish in full power m	inish in low power mode and AC
	SWP_TIMER_EN[4:0]	4:0	SWP timer 0~4 enable.	
0Ch	REGOC	7:0	Default : 0x00	Access : R/W
	SWP_T0_LENGTH[7:0]	7:0	SWP timer 0 length.	
0Dh	REG0D	7:0	Default : 0x00	Access : R/W
	SWP_T1_LENGTH[7:0]	7:0	SWP timer 1 length.	
0Eh	REG0E	7:0	Default: 0x00	Access : R/W
	SWP_T2_LENGTH[7:0]	7:0	SWP timer 2 length.	
0Fh	REG0F	7:0	Default : 0x00	Access : R/W
	SWP_T3_LENGTH[7:0]	7:0	SWP timer 3 length.	
10h	REG10	7:0	Default : 0x00	Access : R/W
	SWP_T4_LENGTH[7:0]	7:0	SWP timer 4 length.	
11h	REG11	7:0	Default : 0x00	Access : R/W
	- ~~~	7:6	Reserved.	
	RXCRC_FORCE_HI	5	SWP RX CRC force high en	able.
	TXCRC_FORCE_HI	4	SWP TX CRC force high en	able.
	SWP_RX_RATE[2:0]	3:1	SWP RX sample rate.	
			000: Fc.	
	XO.		001: Fc/2.	
			010: Fc/4. 011: Fc/8.	
			100: Fc/16.	
			101: Fc/32.	
			110: Fc/64.	
			111: Fc/128.	
	SWP_RX_EN	0	SWP RX enable, cleared by	hardware.
12h	REG12	7:0	Default : 0x00	Access : RO
	SWP_RX7_CRC16_FAIL	7	SWP RX7 CRC16 fail.	
	SWP_RX6_CRC16_FAIL	6	SWP RX6 CRC16 fail.	
	SWP_RX5_CRC16_FAIL	5	SWP RX5 CRC16 fail.	
	2441 -1442 -CUCTO-1 VIE	_		
	SWP_RX4_CRC16_FAIL	4	SWP RX4 CRC16 fail.	



SWP_I	LOGIC Register			
Index	Mnemonic	Bit	Description	
	SWP_RX2_CRC16_FAIL	2	SWP RX2 CRC16 fail.	
	SWP_RX1_CRC16_FAIL	1	SWP RX1 CRC16 fail.	
	SWP_RX_CRC16_FAIL	0	SWP RX CRC16 fail.	
13h	REG13	7:0	Default : 0x00	Access : RO
	DATA7_READY	7	RX data7 buffer ready.	
	DATA6_READY	6	RX data6 buffer ready.	
	DATA5_READY	5	RX data5 buffer ready.	
	DATA4_READY	4	RX data4 buffer ready.	
	DATA3_READY	3	RX data3 buffer ready.	
	DATA2_READY	2	RX data2 buffer ready.	
	DATA1_READY	1	RX data1 buffer ready.	
	DATA_READY	0	RX data buffer ready.	
14h	REG14	7:0	Default : 0x00	Access : R/W
	DATA7_CLR	7	Clear RX7 length, ready and	data.
	DATA6_CLR	6	Clear RX6 length, ready and	data.
	DATA5_CLR	5	Clear RX5 length, ready and	data.
	DATA4_CLR	4	Clear RX4 length, ready and	data.
	DATA3_CLR	3	Clear RX3 length, ready and	data.
	DATA2_CLR	2	Clear RX2 length, ready and	data.
	DATA1_CLR	1	Clear RX1 length, ready and	data.
	DATA_CLR	0	Clear RX length, ready and d	lata.
15h	REG15	7:0	Default : 0x00	Access : RO
	SWP_BIT_LENGTH7[7:0]	7:0	SWP RX bit length7.	
16h	REG16	7:0	Default : 0x00	Access : RO
	SWP_BIT_LENGTH6[7:0]	7:0	SWP RX bit length6.	
17h	REG17	7:0	Default : 0x00	Access : RO
	SWP_BIT_LENGTH5[7:0]	7:0	SWP RX bit length5.	
18h	REG18	7:0	Default : 0x00	Access : RO
	SWP_BIT_LENGTH4[7:0]	7:0	SWP RX bit length4.	
19h	REG19	7:0	Default : 0x00	Access : RO
	SWP_BIT_LENGTH3[7:0]	7:0	SWP RX bit length3.	
1Ah	REG1A	7:0	Default : 0x00	Access : RO
	SWP_BIT_LENGTH2[7:0]	7:0	SWP RX bit length2.	
1Bh	REG1B	7:0	Default: 0x00	Access : RO



Index	Mnemonic	Bit	Description	
IIIUEX	SWP_BIT_LENGTH1[7:0]	7:0	SWP RX bit length1.	
1Ch	REG1C	7:0 7:0	Default : 0x00	Access : RO
CII	SWP_BIT_LENGTH[7:0]	7:0	SWP RX bit length.	Access . RO
.Dh	REG1D	7:0	Default : 0x00	Access : RO
ווטוו	SWP_RX_DATA0[7:0]	7:0	SWP RX data port 0.	Access . RO
 1Eh	REG1E	7:0	Default : 0x00	Access : RO
LLII	SWP_RX_DATA1[7:0]	7:0	SWP RX data port 1.	Access : NO
1Fh	REG1F	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA2[7:0]	7:0	SWP RX data port 2.	Access : RO
 20h	REG20	7:0	Default : 0x00	Access : RO
LUII	SWP_RX_DATA3[7:0]	7:0	SWP RX data port 3.	ACCESS . RU
21h	REG21	7:0	Default : 0x00	Access : RO
£111	SWP_RX_DATA4[7:0]	7:0	SWP RX data port 4.	Access : Ro
22h	REG22	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA5[7:0]	7:0	SWP RX data port 5.	Access : Ro
23h	REG23	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA6[7:0]	7:0	SWP RX data port 6.	Access : Ro
24h	REG24	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA7[7:0]	7:0	SWP RX data port 7.	/ACCCCO F RC
5h	REG25	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA8[7:0]	7:0	SWP RX data port 8.	
26h	REG26	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA9[7:0]	7:0	SWP RX data port 9.	
27h	REG27	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA10[7:0]	7:0	SWP RX data port 10.	1
28h	REG28	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA11[7:0]	7:0	SWP RX data port 11.	
29h	REG29	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA12[7:0]	7:0	SWP RX data port 12.	•
2Ah	REG2A	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA13[7:0]	7:0	SWP RX data port 13.	•
2Bh	REG2B	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA14[7:0]	7:0	SWP RX data port 14.	
2Ch	REG2C	7:0	Default : 0x00	Access : RO



Indox	Mnomonia	D:L	Description	
Index	Mnemonic  CAUD DV DATA15[7:0]	Bit	Description CMD DV data wast 15	
2DI:	SWP_RX_DATA15[7:0]	7:0	SWP RX data port 15.	4 BO
2Dh	REG2D	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA16[7:0]	7:0	SWP RX data port 16.	
2Eh	REG2E	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA17[7:0]	7:0	SWP RX data port 17.	
2Fh	REG2F	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA18[7:0]	7:0	SWP RX data port 18.	
30h	REG30	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA19[7:0]	7:0	SWP RX data port 19.	
31h	REG31	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA20[7:0]	7:0	SWP RX data port 20.	
32h	REG32	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA21[7:0]	7:0	SWP RX data port 21.	
33h	REG33	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA22[7:0]	7:0	SWP RX data port 22.	
34h	REG34	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA23[7:0]	7:0	SWP RX data port 23.	
35h	REG35	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA24[7:0]	7:0	SWP RX data port 24.	
36h	REG36	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA25[7:0]	7:0	SWP RX data port 25.	
37h	REG37	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA26[7:0]	7:0	SWP RX data port 26.	
38h	REG38	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA27[7:0]	7:0	SWP RX data port 27.	
39h	REG39	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA28[7:0]	7:0	SWP RX data port 28.	
3Ah	REG3A	7:0	Default : 0x00	Access : RO
	SWP_RX_DATA29[7:0]	7:0	SWP RX data port 29.	
3Bh	REG3B	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA0[7:0]	7:0	SWP RX1 data port 0.	
3Ch	REG3C	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA1[7:0]	7:0	SWP RX1 data port 1.	
3Dh	REG3D	7:0	Default : 0x00	Access : RO



SWP_I	LOGIC Register			
Index	Mnemonic	Bit	Description	
	SWP_RX1_DATA2[7:0]	7:0	SWP RX1 data port 2.	
3Eh	REG3E	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA3[7:0]	7:0	SWP RX1 data port 3.	
3Fh	REG3F	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA4[7:0]	7:0	SWP RX1 data port 4.	
40h	REG40	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA5[7:0]	7:0	SWP RX1 data port 5.	
41h	REG41	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA6[7:0]	7:0	SWP RX1 data port 6.	
42h	REG42	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA7[7:0]	7:0	SWP RX1 data port 7.	
43h	REG43	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA8[7:0]	7:0	SWP RX1 data port 8.	
44h	REG44	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA9[7:0]	7:0	SWP RX1 data port 9.	
45h	REG45	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA10[7:0]	7:0	SWP RX1 data port 10.	
46h	REG46	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA11[7:0]	7:0	SWP RX1 data port 11.	
47h	REG47	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA12[7:0]	7:0	SWP RX1 data port 12.	
48h	REG48	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA13[7:0]	7:0	SWP RX1 data port 13.	
49h	REG49	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA14[7:0]	7:0	SWP RX1 data port 14.	
4Ah	REG4A	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA15[7:0]	7:0	SWP RX1 data port 15.	
4Bh	REG4B	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA16[7:0]	7:0	SWP RX1 data port 16.	
4Ch	REG4C	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA17[7:0]	7:0	SWP RX1 data port 17.	•
4Dh	REG4D	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA18[7:0]	7:0	SWP RX1 data port 18.	
4Eh	REG4E	7:0	Default : 0x00	Access : RO



Index	Mnemonic	Bit	Description	
	SWP_RX1_DATA19[7:0]	7:0	SWP RX1 data port 19.	
lFh	REG4F	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA20[7:0]	7:0	SWP RX1 data port 20.	
50h	REG50	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA21[7:0]	7:0	SWP RX1 data port 21.	- 1
1h	REG51	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA22[7:0]	7:0	SWP RX1 data port 22.	
2h	REG52	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA23[7:0]	7:0	SWP RX1 data port 23.	
53h	REG53	7:0	Default: 0x00	Access : RO
	SWP_RX1_DATA24[7:0]	7:0	SWP RX1 data port 24.	
54h	REG54	7:0	Default: 0x00	Access : RO
	SWP_RX1_DATA25[7:0]	7:0	SWP RX1 data port 25.	
5h	REG55	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA26[7:0]	7:0	SWP RX1 data port 26.	
56h	REG56	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA27[7:0]	7:0	SWP RX1 data port 27.	
7h	REG57	7:0	Default: 0x00	Access : RO
	SWP_RX1_DATA28[7:0]	7:0	SWP RX1 data port 28.	
8h	REG58	7:0	Default : 0x00	Access : RO
	SWP_RX1_DATA29[7:0]	7:0	SWP RX1 data port 29.	
9h	REG59	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA0[7:0]	7:0	SWP RX2 data port 0.	
ΣAh	REG5A	7:0	Default: 0x00	Access : RO
	SWP_RX2_DATA1[7:0]	7:0	SWP RX2 data port 1.	
Bh	REG5B	7:0	Default : 0x00	Access: RO
	SWP_RX2_DATA2[7:0]	7:0	SWP RX2 data port 2.	
Ch	REG5C	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA3[7:0]	7:0	SWP RX2 data port 3.	
Dh	REG5D	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA4[7:0]	7:0	SWP RX2 data port 4.	
Eh	REG5E	7:0	Default: 0x00	Access : RO
	SWP_RX2_DATA5[7:0]	7:0	SWP RX2 data port 5.	
Fh	REG5F	7:0	Default: 0x00	Access : RO



Index	Mnemonic	Bit	Description	
	SWP_RX2_DATA6[7:0]	7:0	SWP RX2 data port 6.	
60h	REG60	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA7[7:0]	7:0	SWP RX2 data port 7.	•
51h	REG61	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA8[7:0]	7:0	SWP RX2 data port 8.	
52h	REG62	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA9[7:0]	7:0	SWP RX2 data port 9.	
3h	REG63	7:0	Default: 0x00	Access : RO
	SWP_RX2_DATA10[7:0]	7:0	SWP RX2 data port 10.	
54h	REG64	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA11[7:0]	7:0	SWP RX2 data port 11.	
55h	REG65	7:0	Default: 0x00	Access : RO
	SWP_RX2_DATA12[7:0]	7:0	SWP RX2 data port 12.	
66h	REG66	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA13[7:0]	7:0	SWP RX2 data port 13.	
7h	REG67	7:0	Default : 0x00	Access : RO
<b>0711</b>	SWP_RX2_DATA14[7:0]	7:0	SWP RX2 data port 14.	
8h	REG68	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA15[7:0]	7:0	SWP RX2 data port 15.	
9h	REG69	7:0	Default : 0x00	Access: RO
	SWP_RX2_DATA16[7:0]	7:0	SWP RX2 data port 16.	
Ah	REG6A	7:0	Default: 0x00	Access: RO
	SWP_RX2_DATA17[7:0]	7:0	SWP RX2 data port 17.	
5Bh	REG6B	7:0	Default: 0x00	Access : RO
	SWP_RX2_DATA18[7:0]	7:0	SWP RX2 data port 18.	
<b>C</b> h	REG6C	7:0	Default : 0x00	Access: RO
	SWP_RX2_DATA19[7:0]	7:0	SWP RX2 data port 19.	
5Dh	REG6D	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA20[7:0]	7:0	SWP RX2 data port 20.	
Eh	REG6E	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA21[7:0]	7:0	SWP RX2 data port 21.	
Fh	REG6F	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA22[7:0]	7:0	SWP RX2 data port 22.	
70h	REG70	7:0	Default : 0x00	Access : RO



Index	Mnemonic	Bit	Description	
LIIGEA	SWP_RX2_DATA23[7:0]	7:0	SWP RX2 data port 23.	
71h	REG71	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA24[7:0]	7:0	SWP RX2 data port 24.	ACCC33 I NO
72h	REG72	7:0	Default : 0x00	Access : RO
· ===1	SWP_RX2_DATA25[7:0]	7:0	SWP RX2 data port 25.	ACCESS I NO
73h	REG73	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA26[7:0]	7:0	SWP RX2 data port 26.	1111111111111
74h	REG74	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA27[7:0]	7:0	SWP RX2 data port 27.	
75h	REG75	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA28[7:0]	7:0	SWP RX2 data port 28.	<u> </u>
76h	REG76	7:0	Default : 0x00	Access : RO
	SWP_RX2_DATA29[7:0]	7:0	SWP RX2 data port 29.	
77h	REG77	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA0[7:0]	7:0	SWP RX3 data port 0.	
78h	REG78	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA1[7:0]	7:0	SWP RX3 data port 1.	
79h	REG79	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA2[7:0]	7:0	SWP RX3 data port 2.	
7Ah	REG7A	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA3[7:0]	7:0	SWP RX3 data port 3.	
Bh	REG7B	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA4[7:0]	7:0	SWP RX3 data port 4.	
7Ch	REG7C	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA5[7:0]	7:0	SWP RX3 data port 5.	
7Dh	REG7D	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA6[7:0]	7:0	SWP RX3 data port 6.	
7Eh	REG7E	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA7[7:0]	7:0	SWP RX3 data port 7.	
7Fh	REG7F	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA8[7:0]	7:0	SWP RX3 data port 8.	
80h	REG80	7:0	Default : 0x00	Access: RO
	SWP_RX3_DATA9[7:0]	7:0	SWP RX3 data port 9.	
81h	REG81	7:0	Default: 0x00	Access: RO



Index	Mnemonic	Bit	Description	
	SWP_RX3_DATA10[7:0]	7:0	SWP RX3 data port 10.	
82h	REG82	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA11[7:0]	7:0	SWP RX3 data port 11.	
83h	REG83	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA12[7:0]	7:0	SWP RX3 data port 12.	
34h	REG84	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA13[7:0]	7:0	SWP RX3 data port 13.	
85h	REG85	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA14[7:0]	7:0	SWP RX3 data port 14.	•
6h	REG86	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA15[7:0]	7:0	SWP RX3 data port 15.	
37h	REG87	7:0	Default: 0x00	Access : RO
	SWP_RX3_DATA16[7:0]	7:0	SWP RX3 data port 16.	
8h	REG88	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA17[7:0]	7:0	SWP RX3 data port 17.	
9h	REG89	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA18[7:0]	7:0	SWP RX3 data port 18.	
Ah	REG8A	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA19[7:0]	7:0	SWP RX3 data port 19.	
Bh	REG8B	7:0	Default: 0x00	Access : RO
	SWP_RX3_DATA20[7:0]	7:0	SWP RX3 data port 20.	
Ch	REG8C	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA21[7:0]	7:0	SWP RX3 data port 21.	
BDh	REG8D	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA22[7:0]	7:0	SWP RX3 data port 22.	
Eh	REG8E	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA23[7:0]	7:0	SWP RX3 data port 23.	
BFh	REG8F	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA24[7:0]	7:0	SWP RX3 data port 24.	
0h	REG90	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA25[7:0]	7:0	SWP RX3 data port 25.	
91h	REG91	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA26[7:0]	7:0	SWP RX3 data port 26.	
92h	REG92	7:0	Default: 0x00	Access : RO



Index	Mnemonic	Bit	Description	
	SWP_RX3_DATA27[7:0]	7:0	SWP RX3 data port 27.	
93h	REG93	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA28[7:0]	7:0	SWP RX3 data port 28.	
94h	REG94	7:0	Default : 0x00	Access : RO
	SWP_RX3_DATA29[7:0]	7:0	SWP RX3 data port 29.	
95h	REG95	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA0[7:0]	7:0	SWP RX4 data port 0.	·
6h	REG96	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA1[7:0]	7:0	SWP RX4 data port 1.	
97h	REG97	7:0	Default: 0x00	Access : RO
	SWP_RX4_DATA2[7:0]	7:0	SWP RX4 data port 2.	
98h	REG98	7:0	Default: 0x00	Access : RO
	SWP_RX4_DATA3[7:0]	7:0	SWP RX4 data port 3.	
99h	REG99	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA4[7:0]	7:0	SWP RX4 data port 4.	
Ah	REG9A	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA5[7:0]	7:0	SWP RX4 data port 5.	
Bh	REG9B	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA6[7:0]	7:0	SWP RX4 data port 6.	
Ch	REG9C	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA7[7:0]	7:0	SWP RX4 data port 7.	
Dh	REG9D	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA8[7:0]	7:0	SWP RX4 data port 8.	
θEh	REG9E	7:0	Default: 0x00	Access : RO
	SWP_RX4_DATA9[7:0]	7:0	SWP RX4 data port 9.	
9Fh	REG9F	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA10[7:0]	7:0	SWP RX4 data port 10.	
<b>A</b> 0h	REGA0	7:0	Default: 0x00	Access : RO
	SWP_RX4_DATA11[7:0]	7:0	SWP RX4 data port 11.	
1h	REGA1	7:0	Default: 0x00	Access : RO
	SWP_RX4_DATA12[7:0]	7:0	SWP RX4 data port 12.	
\2h	REGA2	7:0	Default: 0x00	Access : RO
	SWP_RX4_DATA13[7:0]	7:0	SWP RX4 data port 13.	
A3h	REGA3	7:0	Default : 0x00	Access : RO



Index	Mnemonic	Bit	Description	
	SWP_RX4_DATA14[7:0]	7:0	SWP RX4 data port 14.	
A4h	REGA4	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA15[7:0]	7:0	SWP RX4 data port 15.	1
A5h	REGA5	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA16[7:0]	7:0	SWP RX4 data port 16.	
\6h	REGA6	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA17[7:0]	7:0	SWP RX4 data port 17.	
7h	REGA7	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA18[7:0]	7:0	SWP RX4 data port 18.	
<b>48</b> h	REGA8	7:0	Default: 0x00	Access : RO
	SWP_RX4_DATA19[7:0]	7:0	SWP RX4 data port 19.	
A9h	REGA9	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA20[7:0]	7:0	SWP RX4 data port 20.	
<b>AA</b> h	REGAA	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA21[7:0]	7:0	SWP RX4 data port 21.	
Bh	REGAB	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA22[7:0]	7:0	SWP RX4 data port 22.	
Ch	REGAC	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA23[7:0]	7:0	SWP RX4 data port 23.	
Dh	REGAD	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA24[7:0]	7:0	SWP RX4 data port 24.	
Eh	REGAE	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA25[7:0]	7:0	SWP RX4 data port 25.	
AFh	REGAF	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA26[7:0]	7:0	SWP RX4 data port 26.	
30h	REGB0	7:0	Default: 0x00	Access : RO
	SWP_RX4_DATA27[7:0]	7:0	SWP RX4 data port 27.	
31h	REGB1	7:0	Default : 0x00	Access : RO
	SWP_RX4_DATA28[7:0]	7:0	SWP RX4 data port 28.	
32h	REGB2	7:0	Default: 0x00	Access : RO
	SWP_RX4_DATA29[7:0]	7:0	SWP RX4 data port 29.	
33h	REGB3	7:0	Default: 0x00	Access : RO
	SWP_RX5_DATA0[7:0]	7:0	SWP RX5 data port 0.	
34h	REGB4	7:0	Default : 0x00	Access : RO



Index	Mnemonic	Bit	Description	
IIIGCX	SWP RX5 DATA1[7:0]	7:0	SWP RX5 data port 1.	
B5h	REGB5	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA2[7:0]	7:0	SWP RX5 data port 2.	
B6h	REGB6	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA3[7:0]	7:0	SWP RX5 data port 3.	
B7h	REGB7	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA4[7:0]	7:0	SWP RX5 data port 4.	
B8h	REGB8	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA5[7:0]	7:0	SWP RX5 data port 5.	
B9h	REGB9	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA6[7:0]	7:0	SWP RX5 data port 6.	
BAh	REGBA	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA7[7:0]	7:0	SWP RX5 data port 7.	
BBh	REGBB	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA8[7:0]	7:0	SWP RX5 data port 8.	
BCh	REGBC	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA9[7:0]	7:0	SWP RX5 data port 9.	
BDh	REGBD	7:0	Default: 0x00	Access : RO
	SWP_RX5_DATA10[7:0]	7:0	SWP RX5 data port 10.	
BEh	REGBE	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA11[7:0]	7:0	SWP RX5 data port 11.	
BFh	REGBF	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA12[7:0]	7:0	SWP RX5 data port 12.	
C0h	REGC0	7:0	Default : 0x00	Access: RO
	SWP_RX5_DATA13[7:0]	7:0	SWP RX5 data port 13.	
C1h	REGC1	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA14[7:0]	7:0	SWP RX5 data port 14.	1
C2h	REGC2	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA15[7:0]	7:0	SWP RX5 data port 15.	
C3h	REGC3	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA16[7:0]	7:0	SWP RX5 data port 16.	1
C4h	REGC4	7:0	Default : 0x00	Access: RO
	SWP_RX5_DATA17[7:0]	7:0	SWP RX5 data port 17.	
C5h	REGC5	7:0	Default: 0x00	Access : RO



Index	Mnemonic	Bit	Description	
	SWP_RX5_DATA18[7:0]	7:0	SWP RX5 data port 18.	
C6h	REGC6	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA19[7:0]	7:0	SWP RX5 data port 19.	
C7h	REGC7	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA20[7:0]	7:0	SWP RX5 data port 20.	
C8h	REGC8	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA21[7:0]	7:0	SWP RX5 data port 21.	•
C9h	REGC9	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA22[7:0]	7:0	SWP RX5 data port 22.	
CAh	REGCA	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA23[7:0]	7:0	SWP RX5 data port 23.	
CBh	REGCB	7:0	Default: 0x00	Access : RO
	SWP_RX5_DATA24[7:0]	7:0	SWP RX5 data port 24.	
CCh	REGCC	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA25[7:0]	7:0	SWP RX5 data port 25.	
CDh	REGCD	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA26[7:0]	7:0	SWP RX5 data port 26.	
CEh	REGCE	7:0	Default : 0x00	Access : RO
	SWP_RX5_DATA27[7:0]	7:0	SWP RX5 data port 27.	
CFh	REGCF	7:0	Default : 0x00	Access: RO
	SWP_RX5_DATA28[7:0]	7:0	SWP RX5 data port 28.	
D0h	REGD0	7:0	Default : 0x00	Access: RO
	SWP_RX5_DATA29[7:0]	7:0	SWP RX5 data port 29.	
D1h	REGD1	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA0[7:0]	7:0	SWP RX6 data port 0.	
D2h	REGD2	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA1[7:0]	7:0	SWP RX6 data port 1.	
D3h	REGD3	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA2[7:0]	7:0	SWP RX6 data port 2.	1
D4h	REGD4	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA3[7:0]	7:0	SWP RX6 data port 3.	
D5h	REGD5	7:0	Default : 0x00	Access: RO
	SWP_RX6_DATA4[7:0]	7:0	SWP RX6 data port 4.	
D6h	REGD6	7:0	Default: 0x00	Access : RO



	1			
Index	Mnemonic	Bit	Description	
	SWP_RX6_DATA5[7:0]	7:0	SWP RX6 data port 5.	
D7h	REGD7	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA6[7:0]	7:0	SWP RX6 data port 6.	
D8h	REGD8	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA7[7:0]	7:0	SWP RX6 data port 7.	
D9h	REGD9	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA8[7:0]	7:0	SWP RX6 data port 8.	
DAh	REGDA	7:0	Default : 0x00	Access: RO
	SWP_RX6_DATA9[7:0]	7:0	SWP RX6 data port 9.	
DBh	REGDB	7:0	Default: 0x00	Access : RO
	SWP_RX6_DATA10[7:0]	7:0	SWP RX6 data port 10.	
DCh	REGDC	7:0	Default: 0x00	Access : RO
	SWP_RX6_DATA11[7:0]	7:0	SWP RX6 data port 11.	
DDh	REGDD	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA12[7:0]	7:0	SWP RX6 data port 12.	
DEh	REGDE	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA13[7:0]	7:0	SWP RX6 data port 13.	
DFh	REGDF	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA14[7:0]	7:0	SWP RX6 data port 14.	
E0h	REGEO	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA15[7:0]	7:0	SWP RX6 data port 15.	
E1h	REGE1	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA16[7:0]	7:0	SWP RX6 data port 16.	
E2h	REGE2	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA17[7:0]	7:0	SWP RX6 data port 17.	
E3h	REGE3	7:0	Default: 0x00	Access : RO
	SWP_RX6_DATA18[7:0]	7:0	SWP RX6 data port 18.	
E4h	REGE4	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA19[7:0]	7:0	SWP RX6 data port 19.	
E5h	REGE5	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA20[7:0]	7:0	SWP RX6 data port 20.	
E6h	REGE6	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA21[7:0]	7:0	SWP RX6 data port 21.	
E7h	REGE7	7:0	Default : 0x00	Access : RO



Index	Mnemonic	Bit	Description	
	SWP_RX6_DATA22[7:0]	7:0	SWP RX6 data port 22.	
E8h	REGE8	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA23[7:0]	7:0	SWP RX6 data port 23.	
E9h	REGE9	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA24[7:0]	7:0	SWP RX6 data port 24.	•
EAh	REGEA	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA25[7:0]	7:0	SWP RX6 data port 25.	
≣Bh	REGEB	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA26[7:0]	7:0	SWP RX6 data port 26.	
ECh	REGEC	7:0	Default: 0x00	Access : RO
	SWP_RX6_DATA27[7:0]	7:0	SWP RX6 data port 27.	
EDh	REGED	7:0	Default: 0x00	Access : RO
	SWP_RX6_DATA28[7:0]	7:0	SWP RX6 data port 28.	
EEh	REGEE	7:0	Default : 0x00	Access : RO
	SWP_RX6_DATA29[7:0]	7:0	SWP RX6 data port 29.	
Fh	REGEF	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA0[7:0]	7:0	SWP RX7 data port 0.	
0h	REGFO (	7:0	Default: 0x00	Access : RO
	SWP_RX7_DATA1[7:0]	7:0	SWP RX7 data port 1.	
1h	REGF1	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA2[7:0]	7:0	SWP RX7 data port 2.	
2h	REGF2	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA3[7:0]	7:0	SWP RX7 data port 3.	
F3h	REGF3	7:0	Default: 0x00	Access : RO
	SWP_RX7_DATA4[7:0]	7:0	SWP RX7 data port 4.	
F4h	REGF4	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA5[7:0]	7:0	SWP RX7 data port 5.	
F5h	REGF5	7:0	Default: 0x00	Access : RO
	SWP_RX7_DATA6[7:0]	7:0	SWP RX7 data port 6.	
6h	REGF6	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA7[7:0]	7:0	SWP RX7 data port 7.	
F7h	REGF7	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA8[7:0]	7:0	SWP RX7 data port 8.	
F8h	REGF8	7:0	Default : 0x00	Access : RO



Index	Mnemonic	Bit	Description	
	SWP_RX7_DATA9[7:0]	7:0	SWP RX7 data port 9.	
F9h	REGF9	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA10[7:0]	7:0	SWP RX7 data port 10.	
FAh	REGFA	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA11[7:0]	7:0	SWP RX7 data port 11.	
FBh	REGFB	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA12[7:0]	7:0	SWP RX7 data port 12.	
-Ch	REGFC	7:0	Default: 0x00	Access : RO
	SWP_RX7_DATA13[7:0]	7:0	SWP RX7 data port 13.	
FDh	REGFD	7:0	Default: 0x00	Access : RO
	SWP_RX7_DATA14[7:0]	7:0	SWP RX7 data port 14.	
FEh	REGFE	7:0	Default: 0x00	Access : RO
	SWP_RX7_DATA15[7:0]	7:0	SWP RX7 data port 15.	
FFh	REGFF	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA16[7:0]	7:0	SWP RX7 data port 16.	
100h	REG100	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA17[7:0]	7:0	SWP RX7 data port 17.	
L01h	REG101	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA18[7:0]	7:0	SWP RX7 data port 18.	
.02h	REG102	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA19[7:0]	7:0	SWP RX7 data port 19.	
03h	REG103	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA20[7:0]	7:0	SWP RX7 data port 20.	
104h	REG104	7:0	Default: 0x00	Access : RO
	SWP_RX7_DATA21[7:0]	7:0	SWP RX7 data port 21.	
105h	REG105	7:0	Default: 0x00	Access : RO
	SWP_RX7_DATA22[7:0]	7:0	SWP RX7 data port 22.	
106h	REG106	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA23[7:0]	7:0	SWP RX7 data port 23.	
.07h	REG107	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA24[7:0]	7:0	SWP RX7 data port 24.	
L08h	REG108	7:0	Default : 0x00	Access : RO
	SWP_RX7_DATA25[7:0]	7:0	SWP RX7 data port 25.	
109h	REG109	7:0	Default : 0x00	Access : RO



Index	Mnemonic	Bit	Description		
	SWP_RX7_DATA26[7:0]	7:0	SWP RX7 data port 26.		
10Ah	REG10A	7:0	Default : 0x00	Access : RO	
	SWP_RX7_DATA27[7:0]	7:0	SWP RX7 data port 27.		
10Bh	REG10B	7:0	Default : 0x00	Access : RO	
	SWP_RX7_DATA28[7:0]	7:0	SWP RX7 data port 28.		
10Ch	REG10C	7:0	Default : 0x00	Access : RO	
	SWP_RX7_DATA29[7:0]	7:0	SWP RX7 data port 29.		
10Dh	REG10D	7:0	Default : 0x00	Access : R/W	
	SWP_TX_DATA[7:0]	7:0	SWP TX data port for LPDL	J of the LLC layers.	
10Eh	REG10E	7:0	Default: 0x00	Access : R/W	
	SWP_TX1_DATA[7:0]	7:0	SWP TX1 data port for LPD	OU of the LLC layers	
10Fh	REG10F	7:0	Default: 0x00	Access: R/W	
	SWP_TX2_DATA[7:0]	7:0	SWP TX2 data port for LPDU of the LLC la		
110h	REG110	7:0	Default : 0x00	Access : R/W	
	SWP_TX3_DATA[7:0]	7:0	SWP TX3 data port for LPDU of the LLC la		
L11h	REG111	7:0	Default: 0x30	Access : R/W	
	- x'O'.	7:6	Reserved.		
	BATTERY_OFF_CTRL	5	SWP battery off controlled	by register.	
	BATTERY_OFF_AUTO	4	SWP battery off auto mode	<b>e.</b>	
	- \ \	3:2	Reserved.		
	TX_DATA_CNT[1:0]	1:0	SWP TX data buffer transfe	er amount.	
L14h	REG114	7:0	Default : 0x00	Access : RO	
	SWP_CLT_MODE	7	SWP enter CLT mode.		
	-	6:5	Reserved.		
	SWP_TIMER_OUT4	4	SWP timer 4 out.		
	SWP_TIMER_OUT3	3	SWP timer 3 out.		
	SWP_TIMER_OUT2	2	SWP timer 2 out.		
	SWP_TIMER_OUT1	1	SWP timer 1 out.		
	SWP_TIMER_OUT0	0	SWP timer 0 out.		
115h	REG115	7:0	Default : 0x00	Access : R/W	
	SWP_RX_INTR_MASK	7	SWP RX interrupt mask or	not.	
	SWP_TX_INTR_MASK	6	SWP TX interrupt mask or	not.	
	SWP_TIMER_INTR_MASK	5	SWP timer interrupt mask	or not.	
	İ	1	SWP clear timer 4 out.		



SWP_LOGIC Register					
Index	Mnemonic	Bit	Description		
	SWP_CLR_TIMER_OUT3	3	SWP clear timer 3 out.		
	SWP_CLR_TIMER_OUT2	2	SWP clear timer 2 out.		
	SWP_CLR_TIMER_OUT1	1	SWP clear timer 1 out.		
	SWP_CLR_TIMER_OUT0	0	SWP clear timer 0 out.		





## **OTG Register**

OTG Re	egister				
Index	Mnemonic	Bit	Description		
00h	FADDR	7:0	Default : 0x00	Access : R/W	
	-	7	Reserved.		
	FUNCADDR	6:0	USB address.		
01h	POWER	7:0	Default: 0x01 Access: R/W, RO		
	ISO_UPDATE	7	When set to '1', USB will wait for SOF token from the time TxPktRdy is set before sending a packet. If an IN token i received before an SOF token, a zero length data packet will be sent. Only Valid in isochronous mode (Access: R/W).		
	SOFT_CONN	6	Set '1' to pull up D+ (Access: R/W).		
	HS_EN	5	Set '1' to enable high speed mode (Access: R/W).		
	HS_MODE	4	Set '1' when in high speed mode (Access: RO).		
	RESET	3	Set '1' when USB bus is in USB reset state (Access: RO).		
	RESUME	2	Set '1' when to issue resume	state (Access: R/W).	
	SUSPEND_MODE	1	Set '1' when in suspend state (Access: R/W).		
EN_SUSPENDM 0 Enable SuspendM outp		Enable SuspendM output (Ad	cess: R/W).		
02h	INTRTX	7:0	Default : 0x00	Access : RO	
	- \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	7:5	Reserved.		
	EP4_TX	4	Endpoint4 TX interrupt.		
	EP3_TX	3	Endpoint3 TX interrupt.		
	EP2_TX	2	Endpoint2 TX interrupt.		
	EP1_TX	1	Endpoint1 TX interrupt.		
	EP0	0	Endpoint0 interrupt.	T	
03h	-	7:0	Default : -	Access : -	
	-	7:0	Reserved.	ı	
04h	INTRRX	7:0	Default : -	Access : RO	
	-	7:5	Reserved.		
	EP4_RX	4	Endpoint4 RX interrupt.		
	EP3_RX	3	Endpoint3 RX interrupt.		
	EP2_RX	2	Endpoint2 RX interrupt.		
	EP1_RX	1	Endpoint1 RX interrupt.		
	-	0	Reserved.	T	
05h	-	7:0	Default : -	Access : -	



Index	Mnemonic	Bit	Description	
	-	7:0	Reserved.	
06h	INTRTXE	7:0	Default : 0x0F	Access : R/W
	-	7:5	Reserved.	
	EP4_TXE	4	Endpoint4 TX interrupt enal	ole.
	EP3_TXE	3	Endpoint3 TX interrupt enal	ole.
	EP2_TXE	2	Endpoint2 TX interrupt enable.	
	EP1_TXE	1	Endpoint1 TX interrupt enable.	
	EP0_TXE	0	Endpoint0 TX interrupt enal	ole.
07h	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	
08h	INTRRXE	7:0	Default : 0x0E	Access : R/W
	-	7:5	Reserved.	
	EP4_RXE	4	Endpoint4 RX interrupt enable.	
	EP3_RXE	3	Endpoint3 RX interrupt enable.	
	EP2_RXE	2	Endpoint2 RX interrupt enable.	
	EP1_RXE	1	Endpoint1 RX interrupt enable.	
	- x'O	0	Reserved.	
09h	- 45 (1)	7:0	Default : -	Access : -
		7:0	Reserved.	
0Ah	INTRUSB	7:0	Default : -	Access : RO
	VBUS_ERROR	7	VBUS dropped below VBUS valid threshold interrupt. Only valid in A device.	
	SESS_REQ	6	Session request detected in	terrupt.
	DISCON	5	Disconnection detected.	
	CONN	4	Connection detected; only v	valid in host mode.
	SOF	3	SOF interrupt.	
	RESET_BABBLE	2	Reset/babble interrupt.	
	RESUME	1	Resume interrupt when in s	uspend mode.
	SUSPEND	0	Suspend interrupt.	
0Bh	INTRUSBE	7:0	Default : 0x06	Access : R/W
	VBUS_ERROR	7	VBUS error interrupt enable	
	SESS_REQ	6	SESSREQ interrupt enable.	
	DISCON	5	DISCON interrupt enable.	
	CONN	4	CONN interrupt enable.	



Index	Mnemonic	Bit	Description		
	SOF	3	SOF interrupt enable.		
	RST_BABBLE	2	Reset/babble interrupt enal	ble.	
	RESUME	1	Resume interrupt enable.		
	SUSPEND	0	Suspend interrupt enable.		
0Ch	FRAME_L	7:0	Default : -	Access : RO	
	FRAME[7:0]	7:0	The last Frame number received, low byte		
0Dh	FRAME_H	7:0	Default : -	Access : RO	
	-	7:3	Reserved.		
	FRAME[10:8]	2:0	The last Frame number rec	eived, higher 3 bits.	
0Eh	INDEX	7:0	Default: 0x00	Access : R/W	
	-	7:4	Reserved.		
	EP_SEL	3:0	Before access EP1~EP4 registers, EP_SEL must be set to the corresponding endpoint (18h~27h).		
0Fh	TESTMODE	7:0	Default : 0x00	Access : R/W	
	FORCE_HOST	7	Set to force entering host mode.		
	FIFO_ACCESS	6	Set to transfer EP0 TX to EP0 RX. Cleared automatically (Access: Self-clearing).		
	FORCE_FS	5	Set to force entering full speed.		
	FORCE_HS	4	Set to force entering high speed.		
	TEST_PACKET	3	Set to enter test packet defined in USB2.0 test mode.		
	TEST_K	2	Set to enter TEST_K defined in USB2.0 test mode.		
	TEST_J	1	Set to enter TEST_J defined in USB2.0 test mode.		
	TEST_SE0_NAK	0	Set to enter TEST_SE0_NAM	K defined in USB2.0 test mode	
<b>10</b> h	TXMAP_L	7:0	Default: 0x00	Access : R/W	
	TXMAP[7:0]	7:0	Defines the max. amount of the data that can be transferred through the select TX endpoint in a single operation; low byte.		
11h	TXMAP_H	7:0	Default : 0x00	Access : R/W	
	TXMAP[15:11]	7:3	Defines the multiplier for the transaction. The maximum transaction is (2 <sup>m</sup> ) <sub>*</sub> TXMAP;	m data transferred in a	
	TXMAP[10:8]	2:0	Defines the max. amount of the data that can be transferred through the select TX endpoint in a single operation; middle 3 bits.		



OTG Regi	ister				
Index	Mnemonic	Bit	Description		
12h	CSR0	7:0	Default : 0x00	Access : RO, WO	
	SERVICED_SETUPEND	7	Set to clear SETUPEND (Acco	ess: WO, auto-clear).	
	SERVICED_EXPKTRDY	6	Set to clear RXPKTRDY (Acco	ess: WO, auto-clear).	
	SENDSTALL	5	Set to terminate current tran packet (Access: WO, auto-cl		
	SETUPEND	4	Set when a control transaction	on ends (Access: RO).	
	DATAEND	3	Set when loading the last transmit packet or unloading the last received packet (Access: WO, auto-clear).		
	SENTSTALL	2	EP0 send stall (Access: RO).		
	TXPKTRDY	1	EPO transmit ready (Access:	WO, auto-clear).	
	RXPKTRDY	0	EPO receive packet ready (Access: RO).		
13h	CSR0_FLSH	7:0	Default : 0x00	Access : WO	
	-	7:1	Reserved.		
	FLUSHFIFO	0	Set to flush the packet to be transmitted/read from the EPIFIFO (Access: WO, auto-clear).		
14h ~ 17h	-	7:0	Default : -	Access : -	
	-	7:1	Reserved.		
18h	COUNTO	7:0	Default : -	Access : RO	
	- 15 (//	7	Reserved.		
	ENDPOINTO_EX_COUNT	6:0	Received endpoint 0 RX cou	nt.	
19h ~ 1Eh	-	7:0	Default : -	Access : -	
	- (O)	7:1	Reserved.		
For EP_SEL≠	0, 12h~1Fh: (EP1~EP4)				
12h	TXCSR1	7:0	Default : 0x00	Access : RO, WO	
	-	7	Reserved.		
	CLRDATATOG	6	Set to reset the data toggle to 0 (Access: WO).	of the corresponding endpoint	
	SENTSTALL	5	Set when the stall is sent (A	ccess: RO, auto-clear).	
	SENDSTALL	4	Set to send a stall for the IN endpoint (Access: R/W).	packet of the corresponding TX	
	FLUSHFIFO	3	Set to flush the last packet in (Access: R/W, auto-clear).	n the corresponding TX FIFO	
	UNDERRUN	2	Set when transmitted data ( (Access: RO, auto-clear).	TXPKTRDY) is not ready	
	FIFONOTEMPTY	1	Set when at least 1 packet in	n the FIFO (Access: RO,	



Index	Mnemonic	Bit	Description		
			auto-clear).		
	TXPKTRDY	0	Set when a packet is loade auto-clear).	d to the TX FIFO (Access: R/W	
13h	TXCSR2	7:0	Default : 0x00	Access : R/W	
	AUTOSET	7	Set '1' to make TXPKTRDY	be auto-set.	
	-	6	Reserved.		
	MODE	5	0: Set as RX FIFO. 1: Set as TX FIFO.		
	DMAREQENAB	4	Set to enable DMA transfer for the corresponding TX endpoint.		
	FRCDATATOG	3	Set to force the data toggle switched for the TX endpoint.		
	DMAREQMODE	2	DMA mode.		
	-	1:0	Reserved.		
14h	RXMAP_L	7:0	Default: 0x00	Access : R/W	
	RXMAP[7:0]	7:0	0 Max packet size of RX packet for EP1~4, lower		
15h	RXMAP_H	7:0	Default : 0x00	Access : R/W	
	RXMAP[15:11]	7:3	Defines the multiplier for the max data bytes in a transaction. The maximum data transferred in a transaction is $(2^m)_*RXMAP$ .		
	RXMAP[10:8]	2:0		et for EP1~4, middle 3 bits.	
16h	RXCSR1	7:0	Default : 0x00	Access : R/W, RO	
	CLRDATATOG	7	Set to reset the RX data toggle to 0 for the corresponded endpoint (Access: R/W).		
	SENTSTALL	6	Set when the stall is transn	nitted (Access: RO).	
	SENDSTALL	5	Set to respond a stall for th	ne OUT packet (Access: R/W).	
	FLUSHFIFO	4	Set to flush the data in the	RX FIFO (Access: R/W).	
	DATAERROR	3	Set when received data has (Access: R/W).	s CRC or bit-stuffing error	
	OVERRUN	2	Set when out data packet can't be loaded to RX FIFO (Access: R/W, write for clear).		
	FIFOFULL	1	Set when FIFO is full (Acce	ess: RO).	
	RXPKTRDY	0	Set when a packet is received (Access: R/W, write for clear).		
17h	RXCSR2	7:0	Default : 0x00	Access : R/W	
	AUTOCLR	7	Sign bit of blue color.		



Index	Mnemonic	Bit	Description		
			0: Increase.		
			1: Decrease.		
	-	6	Reserved.		
	DMAREQEN	5	DMA request enable for the F	DMA request enable for the RX FIFO.	
	DISNYET	4	Set to disable sending NYET	for handshaking.	
	DMAREQMD	3	DMA mode setting.		
	-	2:0	Reserved.		
18h	RXCOUNT_L	7:0	Default : -	Access : RO	
	RXCOUNT[7:0]	7:0	Received endpoint RX count,	low byte.	
19h	RXCOUNT_H	7:0	Default : -	Access : RO	
	-	7:5	Reserved.	•	
	RXCOUNT[12:8]	4:0	Received endpoint RX count,	high byte.	
1Ah ~ 1Eh	-	7:0	Default : -	Access : -	
	-	7:0	Reserved.		
	FIFOSIZE	7:0	Default : -	Access : RO	
	RXFIFOSIZE[3:0]	7:4	Size of the related RX FIFO (	Default: Application	
			Dependent).		
	TXFIFOSIZE[3:0]	3:0	Size of the related TX FIFO (I	Default: Application	
			Dependent).	Γ	
20h	EPO_FIFO_ACCESS_L	7:0	Default : 0x00	Access : R/W	
	EP0_FIFO_ACCESS[7:0]	7:0	EPO FIFO access port, low by	te.	
21h	EPO_FIFO_ACCESS_M1	7:0	Default : 0x00	Access : R/W	
	EPO_FIFO_ACCESS[15:8]	7:0	EPO FIFO access port, middle	byte.	
22h	EP0_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W	
	EP0_FIFO_ACCESS[23:16]	7:0	EP0 FIFO access port, middle	byte.	
23h	EPO_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W	
	EP0_FIFO_ACCESS[31:24]	7:0	EPO FIFO access port, high b	yte.	
24h	EP1_FIFO_ACCESS_L	7:0	Default : 0x00	Access : R/W	
	EP1_FIFO_ACCESS[7:0]	7:0	EP1 FIFO access port, low by	te.	
25h	EP1_FIFO_ACCESS_M1	7:0	Default : 0x00	Access : R/W	
	EP1_FIFO_ACCESS[15:8]	7:0	EP1 FIFO access port, middle	byte.	
26h	EP1_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W	
	EP1_FIFO_ACCESS[23:16]	7:0	EP1 FIFO access port, middle	byte.	
27h	EP1_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W	



OTG Regi	ister			
Index	Mnemonic	Bit	Description	
	EP1_FIFO_ACCESS[31:24]	7:0	EP1 FIFO access port, high b	yte.
28h	EP2_FIFO_ACCESS_L	7:0	Default : 0x00	Access : R/W
	EP2_FIFO_ACCESS[7:0]	7:0	EP2 FIFO access port, low by	te.
29h	EP2_FIFO_ACCESS_M1	7:0	Default : 0x00	Access : R/W
	EP2_FIFO_ACCESS[15:8]	7:0	EP2 FIFO access port, middle	byte.
2Ah	EP2_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W
	EP2_FIFO_ACCESS[23:16]	7:0	EP2 FIFO access port, middle	byte.
2Bh	EP2_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W
	EP2_FIFO_ACCESS[31:24]	7:0	EP2 FIFO access port, high b	yte.
2Ch	EP3_FIFO_ACCESS_L	7:0	Default: 0x00	Access : R/W
	EP3_FIFO_ACCESS[7:0]	7:0	EP3 FIFO access port, low by	te.
2Dh	EP3_FIFO_ACCESS_M1	7:0	Default: 0x00	Access : R/W
	EP3_FIFO_ACCESS[15:8]	7:0	EP3 FIFO access port, middle	byte.
2Eh	EP3_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W
	EP3_FIFO_ACCESS[23:16]	7:0	EP3 FIFO access port, middle	byte.
	EP3_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W
	EP3_FIFO_ACCESS[31:24]	7:0	EP3 FIFO access port, high b	yte.
30h	EP4_FIFO_ACCESS_L	7:0	Default : 0x00	Access : R/W
	EP4_FIFO_ACCESS[7:0]	7:0	EP4 FIFO access port, low by	te.
31h	EP4_FIFO_ACCESS_M1	7:0	Default : 0x00	Access : R/W
	EP4_FIFO_ACCESS[15:8]	7:0	EP4 FIFO access port, middle	byte.
32h	EP4_FIFO_ACCESS_M2	7:0	Default : 0x00	Access : R/W
	EP4_FIFO_ACCESS[23:16]	7:0	EP4 FIFO access port, middle	byte.
33h	EP4_FIFO_ACCESS_H	7:0	Default : 0x00	Access : R/W
	EP4_FIFO_ACCESS[31:24]	7:0	EP4 FIFO access port, high b	yte.
34h ~ 5Fh	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	
60h	DEVCTL	7:0	Default : 0x00	Access : R/W, RO
	B_DEVICE	7	0: A device. 1: B device. (Access: RO)	
	FSDEV	6	Set when high or full speed is mode (Access: RO).	s attached. Only act in host
	LSDEV	5	Set when low speed device is	attached. Only act in host



OTG Re	egister				
Index	Mnemonic	Bit	Description		
			mode (Access: RO).		
	VBUS[1:0]	4:3	00: VBUS power Below SESSIONEND. 01: VBUS power Above SESSIONEND, below AVALID. 10: VBUS power Above AVALID, below VBUSVALID. 11: VBUS power Above VBUSVALID. (Access: RO) Set when act as a host. Set in initialize the host negotiation when suspend mode entered. Cleared when host negotiation is completed (Access: R/W).		
	HOST_MD	2			
	HOST_REQ	1			
	SESSION	0	Set/cleared when session starts/ends (Access: R/W).		
80h	USB_CFG0_L	7:0	Default: 0x01	Access: R/W	
	DEBUG_SEL	5:2	Select Debug Group	13	
	OTG_TM1	1	Test Mode Enable		
	SRST_N	0	Soft Reset, Low Active (default set as 1)		
81h	USB_CFG0_H	7:0	Default: 0x00	Access: R/W	
	XCVR_TEST	7:0	':0 USB PHY Test		
82h	USB_CFG1_L	7:0	Default: 0x00	Access: R/W	
	LB_DISCHRGVBUS	7	Discharge vbus loop back		
	LB_IDPULLUP	6	Idpull up loop back		
	LB_PDCON	5	Pdcon loop back		
	LB_PUCON	4	Pucon loop back		
	LB_NDOE	3	Usb output enable loop back		
	LB_VMO	2	VM output loop back		
	LB_VPO	1	VP output loop back		
	LOOPBACK	0	Enable USB PHY Loop Back 7	est	
83h	USB_CFG1_H	7:0	Default: 0x40	Access: R/W	
	REG_USBOTG	7	Overwrite enable for device i	node	
	IN_VBUSDET_PDN	6	VBUSDET, default suspend (	default set as 1)	
	USB2MI_RPRI	5	MIU write priority		
	USB2MI_WPRI	4	MIU read priority		
	LB_PU_LO	3	Pu_lo loop back		
	LB_SPEED	2	Usb speed loop back		
			·		
	LB_SUSPEND	1	Suspend loop back		



Index	Mnemonic	Bit	Description		
84h	USB_CFG2_L	7:0	Default: 0x06	Access: R/W	
		7:2	Reserved.		
	REG_SUSPEND	1	suspend, default set as 1 in	suspend mode	
	REG_FT_CLK	0	testing MPLL 60Mhz clock		
86h	USB_CFG3_L	7:0	Default: 0x00	Access: R/W	
	-	7:4	Reserved.		
	EP_BULKOUT	3:0	For mode 1 send NAK (Acces	ss: R/W)	
87h	USB_CFG3_H	7:0	Default: 0x00	Access: R/W	
	-	7:0	Reserved.		
88h	USB_CFG4_L	7:0	Default: 0x00	Access: R/W	
	-	7:0	Reserved.		
89h	USB_CFG4_H	7:0	Default: 0x00	Access: RO	
	OTG_DIP	7	Single ended DP input value		
	OTG_DIM	6	Single ended DM input value		
	OTG_DIDIFF	5	USB differential signal		
	OTG_VBUSVALID	4	Vbusvalid input		
	OTG_AVALID	3	Avalid input		
	OTG_CID	2	cid input		
	OTG_VBUSLO	1	Vbuslo input		
8A	USB_CFG5_L	7:0	Default: 0x00	Access: R/W	
	Rx_Pkt_Cnt[7:0]	7:0	For mode 1 send NAK, RX pa	acket count	
8Bh	USB_CFG5_H	7:0	Default: 0x00	Access: R/W	
	SET_OK2RCV	7	Data phase enable for bulk of	out transfer	
	SET_ALLOW_ACK	6	command phase enable for I	oulk out transfer	
	ECO4NAK_EN	5	ECO enable for bulk out bug		
	Rx_Pkt_Cnt[12:8]	4:0	For mode 1 send NAK, RX pa	acket count	
8Ch	USB_CFG6_L	7:0	Default: 0x00	Access: R/W	
	-	7:5	Reserved.		
	Vbus_lo_overwrite	4	Overwrite vbus_lo		
	cid_overwrite	3	Overwrite cid		
	Avalid_overwrite	2	Overwrite avalid		
	Vbusvalid_overwrite	1	Overwrite vbusvalid		
	Miu_mode	0	AFIFO bug ECO enable	<del></del>	
8Dh	USB_CFG6_H	7:0	Default: 0x00	Access: R/W	



OTG Register					
Index	Mnemonic	Bit	Description		
	-	7:0	Reserved.		

Index	Mnemonic	Bits	Description		
00h ~ 07h	-	7:0	Default : -	Access : -	
	-	7:0	Reserved.		
08h	DMA_INTR	7:0	Default : -	Access : RO	
	-	7:1	Reserved.		
	DMA_CH1_INTR	0	DMA Channel 1 interrupt.		
09h ~ 0Bh	-	7:0	Default : -	Access : -	
	-	7:0	Reserved.	1	
0Ch	CH1_DMA_CNTL	7:0	Default: 0x00	Access : R/W	
	ENDPOINT_NO	7:4	Endpoint number to be used in this DMA channel.		
	INTERRUPT_EN	3	DMA mode interrupt enable.		
	DMA_MODE	2	DMA mode setting.		
		MA	0: DMA manual mode.		
	X		1: DMA auto mode.		
	DIRECTION	1	0: DMA RX direction. 1: DMA TX direction.		
	EN DMA	0			
0Dh	EN_DMA	0	Set to enable DMA channel 1.	A D /W D/	
UDN	CH1_DMA_CNTL	<b>7:0</b> 7:3	Default : 0x00	Access : R/W, R	
	BURST_MODE	2:1	Reserved.		
	DUKSI_MODE	2.1	00: Burst of unspecified length 01: INCR4.	1.	
			10: INCR8.		
	· ·		11: Burst of unspecified length	۱.	
			(Access: R/W)		
	BUS_ERROR	0	AHB bus error (Access: RO).	1	
10h	CH1_DMA_ADDR_L	7:0	Default : 0x00	Access : R/W	
	CH1_DMA_ADDR[7:0]	7:0	Start address of DMA channel	<del>, , , , , , , , , , , , , , , , , , , </del>	
11h	CH1_DMA_ADDR_M1	7:0	Default : 0x00	Access : R/W	
	CH1_DMA_ADDR[15:8]	7:0	Start address of DMA channel	1, middle byte.	
12h	CH1_DMA_ADDR_M2	7:0	Default : 0x00	Access : R/W	
	CH1_DMA_ADDR[23:16]	7:0	Start address of DMA channel	1, middle byte.	
13h	CH1_DMA_ADDR_H	7:0	Default: 0x00	Access: R/W	



OTG Regi	OTG Register (16-bit direct addressing, 0x0D00~0x0EFF)					
Index	Mnemonic	Bits	Description			
	CH1_DMA_ADDR[31:24]	7:0	Start address of DMA channel	1, high byte.		
14h	CH1_DMA_CNT_L	7:0	Default: 0x00	Access : R/W		
	CH1_DMA_CUNT[7:0]	7:0	Byte count of DMA channel 1,	low byte.		
15h	CH1_DMA_CNT_M1	7:0	Default : 0x00	Access : R/W		
CH1_DMA_CNT[15:8] 7:0 Byte count of DMA channel		Byte count of DMA channel 1,	middle byte.			
16h	CH1_DMA_CNT_M2	7:0	Default : 0x00	Access : R/W		
	CH1_DMA_CNT[23:16]	7:0	Byte count of DMA channel 1,	middle byte.		
17h	CH1_DMA_CNT_H	7:0	Default : 0x00	Access : R/W		
	CH1_DMA_CNT[31:24]	7:0 Byte count of DMA channel 1, hig		high byte.		
18h ~ FFh	-	7:0	Default : -	Access : -		
	-	7:0	Reserved.			



## **CHIP Register**

CHIP R	Register			
Index	Mnemonic	Bit	Description	
00h	REG00	7:0	Default : 0x00	Access : RO
	CHIP_VERSION[3:0]	7:4	Chip version.	1
	CHIP_REVISION[3:0]	3:0	Chip revision.	
01h	REG01	7:0	Default : 0x00	Access : R/W
	-	7:4	Reserved.	-
	CKG_RIU[3:0]	3:0	Clock settings for generating Bit [3:2]: Select clock source 00: Select RIU_W. 01: Select RIU_W. 10: Select RIU_W. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock.	
02h	REG02	7:0	Default : 0x10	Access : R/W
	CKG_USB[3:0]	7:4	Clock settings for generating Bit [3:2]: Select clock source 00: Select USB60m. 01: Select USB60m. 10: Select USB60m. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock.	
	- (O)	3:0	Reserved.	
03h	REG03	7:0	Default : 0x04	Access : R/W
	-	7:6	Reserved.	1
	SOFT_RST	5	Software reset.	
	SW_MCU_CLK	4	Switch xtal clock to MCU cloc	k.
	CKG_MCU[3:0]	3:0	Clock settings for generating Bit [3:2]: Select clock source 00: 60 MHz. 01: 30 MHz. 10: 100 KHz. 11: Reserved. Bit [1]: Invert clock. Bit [0]: Disable clock.	
			I DIL I DI L DISADIC LIULA.	



Index	Mnemonic	Bit	Description		
	MPLLPD	7	PLL power down.		
	RSTNOUT	6	Test select for rstn output.		
	CLKOUT	5	Test select for clock output.		
	-	4:0	Reserved.		
05h	REG05	7:0	Default : 0x00	Access : R/W	
	-	7:3	Reserved.		
	MPLL_ICTRL[2:0]	2:0	PLL ICTRL pin control.		
06h	REG06	7:0	Default : 0x00	Access : R/W	
	MPLL_M[7:0]	7:0	PLL M ratio control.	-1	
07h	REG07	7:0	Default: 0x00	Access : R/W	
	MPLL_TEST[7:0]	7:0	PLL TEST pin control.		
08h	REG08	7:0	Default: 0x00	Access : R/W	
	-	7:6	Reserved.		
	IO_CONFIG[1:0] 5:		Test select for I/O config, GPIO/I2C/SPI.		
			00: GPIO[3:0].		
			01: I2C clock/data.		
			10: SPI clock/control/data.		
	- 6	3:0	Reserved.	T	
09h	REG09	7:0	Default : 0x11	Access: R/W	
09h					
	CKG_SMDIF[3:0]	7:4	Clock settings for generating		
	CKG_SMDIF[3:0]	7:4	Bit [3:2]: Select clock source		
	CKG_SMDIF[3:0]	7:4	Bit [3:2]: Select clock source 00: Select CLK_7M5.		
	CKG_SMDIF[3:0]	7:4	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M.		
	CKG_SMDIF[3:0]	7:4	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M.		
	CKG_SMDIF[3:0]	7:4	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M. 11: Select xtal clock.		
	CKG_SMDIF[3:0]	7:4	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M. 11: Select xtal clock. Bit [1]: Invert clock.		
	×0/	ex	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock.	2.	
	CKG_SMDIF[3:0]  CKG_SECURITY[3:0]	3:0	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock. Clock settings for generating	g security clock.	
	×0/	ex	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock. Clock settings for generating Bit [3:2]: Select clock source	g security clock.	
	×0/	ex	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock.  Clock settings for generating Bit [3:2]: Select clock source 00: Select PLL_CLK_BUF.	g security clock.	
	×0/	ex	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock.  Clock settings for generating Bit [3:2]: Select clock source 00: Select PLL_CLK_BUF. 01: Select PLL_CLK_BUF.	g security clock.	
	×0/	ex	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock.  Clock settings for generating Bit [3:2]: Select clock source 00: Select PLL_CLK_BUF. 01: Select PLL_CLK_BUF.	g security clock.	
	×0/	ex	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock.  Clock settings for generating Bit [3:2]: Select clock source 00: Select PLL_CLK_BUF. 01: Select PLL_CLK_BUF. 10: Select PLL_CLK_BUF.	g security clock.	
	×0/	ex	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock.  Clock settings for generating Bit [3:2]: Select clock source 00: Select PLL_CLK_BUF. 01: Select PLL_CLK_BUF. 10: Select PLL_CLK_BUF. 11: Select xtal clock. Bit [1]: Invert clock.	g security clock.	
<b>OBh</b>	×0/	ex	Bit [3:2]: Select clock source 00: Select CLK_7M5. 01: Select CLK_15M. 10: Select CLK_15M. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock.  Clock settings for generating Bit [3:2]: Select clock source 00: Select PLL_CLK_BUF. 01: Select PLL_CLK_BUF. 10: Select PLL_CLK_BUF.	g security clock.	



CHIP	Register			
Index	Mnemonic	Bit	Description	
	FUSE_MUX_IN	3	EFUSE input signal controlled	l by external pin.
	PROG_FUSE_EN	2	EFUSE enable pin for blowing In read operation mode, the	g eFUSE; active high. PROG_FUSE_EN is always low.
	FU_EN	1	If low, no eFUSE will be blow In sensing and disable mode	
	SENSE_PULSE	0	Sense pulse pin in the sensin The programmed data sense the falling edge of the SENSE	out from the eFUSE macro at
0Ch	REGOC	7:0	Default: 0x00	Access : RO
	EFUSE_ID0[7:0]	7:0	EFUSE ID0.	
0Dh	REG0D	7:0	Default: 0x00	Access : RO
	EFUSE_ID1[7:0]	7:0	EFUSE ID1.	
0Eh	REG0E	7:0	Default: 0x00	Access : RO
	EFUSE_ID2[7:0]	7:0	EFUSE ID1.	
0Fh	REG0F	7:0	Default : 0x00	Access : RO
	EFUSE_ID3[7:0]	7:0	EFUSE ID2.	
<b>10</b> h	REG10	7:0	Default : 0x00	Access : RO
	EFUSE_ID4[7:0]	7:0	EFUSE ID3.	
11h	REG11	7:0	Default: 0x00	Access : RO
	EFUSE_ID5[7:0]	7:0	EFUSE ID4.	
12h	REG12	7:0	Default : 0x00	Access : RO
	EFUSE_ID6[7:0]	7:0	EFUSE ID5.	<b>,</b>
13h	REG13	7:0	Default : 0x00	Access : RO
	EFUSE_ID7[7:0]	7:0	EFUSE ID6.	<b>,</b>
14h	REG14	7:0	Default : 0x00	Access : R/W
	PM_REG0[7:0]	7:0	PM control register 0. Bit[7:6]: LDO_2P8_LVL_12. Bit[5:4]: LDO_SIM_LVL_12. Bit[3:2]: LDO_1P2_LVL_12. Bit[1:0]: SHUNT_LEVEL_12.	
15h	REG15	7:0	Default : 0x00	Access : R/W
	PM_REG1[7:0]	7:0	PM control register 1. Bit[7:6]: Reserved. Bit[5]: LDO_SIM_PD_12. Bit[4]: LDO_2P8_PD_12. Bit[3]: BIAS_TST_12.	



Index	Mnemonic	Bit	Description		
			Bit[2:0]: DEGLITCH_12.		
16h	REG16	7:0	Default : 0x00	Access : R/W	
	PM_REG2[7:0]	7:0	PM control register 2. Bit[7:3]: Reserved. Bit[2:1]: LDO_1P8_LVL_12. Bit[0]: LDO_1P8_PD_12.		
17h	REG17	7:0	Default : 0x00 Access : RO		
	-	7:6	Reserved.		
	PG1P8_12	5	LDO_1P8 supply power goo 1: Power good.	d.	
	PG2P8_12	4	LDO_2P8 supply power goo 1: Power good.	d.	
	PGSWP_12	3	LDO_SIM supply power good.  1: Power good.		
	PG1P2_12	2	LDO_1P2 supply power goo 1: Power good.	LDO_1P2 supply power good.  1: Power good.	
	PWR_BAT_12	1	AVDD power from Battery o  1: Power from Battery.		
	V3P0_PWRG_12	0	AVDD supply power good. 1: Power good.		
18h	REG18	7:0	Default : 0x00	Access : R/W	
	LPLL_IN_DIV_2[7:0]	7:0	LPLL input divider second.		
l9h	REG19	7:0	Default : 0x00	Access: R/W	
	-	7:2	Reserved.		
	LPLL_IN_DIV_1[1:0]	1:0	LPLL input divider first.		
20h	REG20	7:0	Default : 0x00	Access: R/W	
	LPLL_LOOP_DIV_2[7:0]	7:0	LPLL loop divider second.		
21h	REG21	7:0	Default : 0x00	Access : R/W	
	-	7:2	Reserved.		
	LPLL_LOOP_DIV_1[1:0]	1:0	LPLL loop divider first.		
22h	REG22	7:0	Default : 0x00	Access : R/W	
	LPLL_OUT_DIV_2[7:0]	7:0	LPLL output divider second.		
23h	REG23	7:0	Default : 0x00	Access : R/W	
	-	7:2	Reserved.		
	LPLL_OUT_DIV_1[1:0]	1:0	LPLL output divider first.		



Index	Mnemonic	Bit	Description	
24h	REG24	7:0	Default: 0x01	Access : R/W
	-	7	Reserved.	
	LPLL_PORST	6	LPLL porst.	
	LPLL_RESET	5	LPLL reset.	
	LPLL_VCO_OFFSET	4	LPLL VCO offset.	
	LPLL_ICTRL[2:0]	3:1	LPLL ICTRL.	
	LPLL_PD	0	LPLL power down.	
25h	REG25	7:0	Default : 0x00	Access : R/W
	LPLL_TEST[7:0]	7:0	LPLL TESTA.	
26h	REG26	7:0	Default : 0x00	Access : RO
	-	7:2	Reserved.	
	LPLL_HIGH_FLAG	1	LPLL high flag.	
	LPLL_LOCK	0	LPLL lock.	
27h	REG27	7:0	Default : 0x00	Access : R/W
	-	7:1	Reserved.	
	SWIO_PD	0	SWIO power down.	1
28h	REG28	7:0	Default : 0x00	Access : RO
	- 6	7	Reserved.	
	SMCARD_DET	6	Smart card insert detection	
	JUMP_ST[2:0]	5:3	Jumper setting status.	
	- (0)	2:0	Reserved.	T
29h	REG29	7:0	Default : 0x00	Access : R/W
	SPI_SDO_DRV[1:0]	7:6	Driving control bit C0 C1 fo	r SPI_SDO.
	SPI_SDI_DRV[1:0]	5:4	Driving control bit C0 C1 fo	
	SPI_SCK_DRV[1:0]	3:2	Driving control bit C0 C1 fo	
	SPI_CSZ_DRV[1:0]	1:0	Driving control bit C0 C1 fo	
30h	REG30	7:0	Default : 0x08	Access : R/W
	-	7:4	Reserved.	
	CTRLMODE_GPIO	3	Pin mux control bit.	
	CTRLMODE_SPI	2	Pin mux control bit.	
	CTRLMODE_SM	1	·	PIO and smart card interface
			switch (GPMODE_SM, CTRL 00: Smart card interface co	- <i>'</i>
			01: Chip GPIO mode.	TICLOIT



CHIP I	Register			
Index	Mnemonic	Bit	Description	
			10: 8051 p2 GPIO control. 11: Undefined.	
	GPMODE_SM	0	Pin mux control bit: 8051 p2 switch (GPMODE_SM, CTRLN 00: Smart card interface cor 01: Chip GPIO mode. 10: 8051 p2 GPIO mode. 11: Undefined.	•
31h	REG31	7:0	Default : 0x00	Access: RO, R/W
	SMD_IO_IN	7	Pad control bit: PAD_SMD_IO	O input data in chip GPIO mode.
	SMD_RSTN_IN	6	Pad control bit: PAD_SMD_RSTN input data in chip GPIO mode.	
	SMD_CLK_OUT	5	Pad control bit: PAD_SMD_C mode.	CLK output data in chip GPIO
	SMD_IO_OUT	4	Pad control bit: PAD_SMD_Imode.	O output data in chip GPIO
	SMD_RSTN_OUT	3	Pad control bit: PAD_SMD_R mode.	STN output data in chip GPIO
	SMD_CLK_OE	2	Pad control bit: PAD_SMD_C mode.	CLK oe control in chip GPIO
	SMD_IO_OE	1	Pad control bit: PAD_SMD_I	O oe control in chip GPIO mode.
	SMD_RSTN_OE	0	Pad control bit: PAD_SMD_R mode.	RSTN oe control in chip GPIO
32h	REG32	7:0	Default : 0x00	Access: RO, R/W
	SPI_CSZ_IN	7	Pad control bit.	
	SPI_SDI_OUT	6	Pad control bit.	
	SPI_SCK_OUT	5	Pad control bit.	
	SPI_CSZ_OUT	4	Pad control bit.	
	SPI_SDI_OE	3	Pad control bit.	
	SPI_SCK_OE	2	Pad control bit.	
	SPI_CSZ_OE	1	Pad control bit.	
	SMD_CLK_IN	0	Pad control bit: PAD_SMD_C mode.	CLK input data in chip GPIO
33h	REG33	7:0	Default : 0x00	Access : RO
	-	7:3	Reserved.	
	SPI_SDI_IN	2	Pad control bit.	



CHIP F	Register			
Index	Mnemonic	Bit	Description	
	SPI_SDO_IN	1	Pad control bit.	
	SPI_SCK_IN	0	Pad control bit.	
34h	REG34	7:0	Default : 0x00	Access : R/W
	GPIO_OE[7:0]	7:0	Pad control bit.	
35h	REG35	7:0	Default : 0x00	Access : R/W
	GPIO_OUT[7:0]	7:0	Pad control bit.	
36h	REG36	7:0	Default : 0x00	Access : RO
	GPIO_IN[7:0]	7:0	Pad control bit.	
37h	REG37	7:0	Default: 0x80	Access : R/W
	OSC_100K[7:0]	7:0	Bit [0]: OSC 100k power dow Bit [6:1]: OSC 100k I control Bit [7]: Xtal enable.	
38h	REG38	7:0	Default : 0x11	Access : R/W
	CKG_SCK[3:0]  CKG_TCK[3:0]	3:0	Clock settings for generating Bit [3:2]: Select clock source 00: Select sck. 01: Select sck. 10: Select sck. 11: Select xtal clock. Bit [1]: Invert clock. Bit [0]: Disable clock.  Clock settings for generating Bit [3:2]: Select clock source 00: Select tck. 01: Select tck. 10: Select tck. 11: Select xtal clock. Bit [1]: Invert clock. Bit [1]: Invert clock. Bit [1]: Invert clock. Bit [0]: Disable clock.	tck clock.
39h	REG39	7:0	Default : 0x00	Access : R/W
	EFUSE_TRIM[1:0]	7:6	Efuse mux selection.	
	PM_TRIM[5:0]	5:0	PM trim parameter.	1
40h	REG40	7:0	Default : 0x00	Access : R/W
	-	7:2	Reserved.	
	ROSC_IN_EN	1	Delay chain input enable.	
	ROSC_IN_SEL	0	Delay chain input selection.	
41h	REG41	7:0	Default : 0x00	Access : R/W



CHIP	Register				
Index	Mnemonic	Bit	Description		
	ROM_CRC16_EXP_0[7:0]	7:0	7:0 ROM CRC expect.		
42h	REG42	7:0	Default : 0x00	Access : R/W	
	ROM_CRC16_EXP_1[7:0]	7:0	ROM CRC expect.		
43h	REG43	7:0	Default : 0x00	Access : RO	
	ROM_CRC16_0[7:0]	7:0	ROM CRC.		
44h	REG44	7:0	Default : 0x00	Access : RO	
	ROM_CRC16_1[7:0]	7:0	ROM CRC.		



## **AES Register**

AES R	egister			
Index	Mnemonic	Bit	Description	
00h	REG00	7:0	Default : 0x00	Access : R/W
	TXET_IN_0[7:0]	7:0	Data input byte 0 for encryp	tion/decryption.
01h	REG01	7:0	Default: 0x00	Access : R/W
	TXET_IN_1[7:0]	7:0	Data input byte 1 for encryp	tion/decryption.
02h	REG02	7:0	Default : 0x00	Access : R/W
	TXET_IN_2[7:0]	7:0	Data input byte 2 for encryp	tion/decryption.
03h	REG03	7:0	Default : 0x00	Access : R/W
	TXET_IN_3[7:0]	7:0	Data input byte 3 for encryp	tion/decryption.
04h	REG04	7:0	Default: 0x00	Access : R/W
	TXET_IN_4[7:0]	7:0	Data input byte 4 for encryp	tion/decryption.
05h	REG05	7:0	Default: 0x00	Access : R/W
	TXET_IN_5[7:0]	7:0	Data input byte 5 for encryp	tion/decryption.
06h	REG06	7:0	Default : 0x00	Access : R/W
	TXET_IN_6[7:0]	7:0	Data input byte 6 for encryp	tion/decryption.
07h	REG07	7:0	Default : 0x00	Access : R/W
	TXET_IN_7[7:0]	7:0	Data input byte 7 for encryp	tion/decryption.
08h	REG08	7:0	Default: 0x00	Access : R/W
	TXET_IN_8[7:0]	7:0	Data input byte 8 for encryp	tion/decryption.
09h	REG09	7:0	Default : 0x00	Access : R/W
	TXET_IN_9[7:0]	7:0	Data input byte 9 for encryp	tion/decryption.
0Ah	REG0A	7:0	Default: 0x00	Access : R/W
	TXET_IN_10[7:0]	7:0	Data input byte 10 for encry	ption/decryption.
0Bh	REGOB	7:0	Default : 0x00	Access : R/W
	TXET_IN_11[7:0]	7:0	Data input byte 11 for encry	ption/decryption.
0Ch	REG0C	7:0	Default : 0x00	Access : R/W
	TXET_IN_12[7:0]	7:0	Data input byte 12 for encry	ption/decryption.
0Dh	REG0D	7:0	Default : 0x00	Access : R/W
	TXET_IN_13[7:0]	7:0	Data input byte 13 for encryption/decryption.	
0Eh	REG0E	7:0	Default : 0x00	Access : R/W
	TXET_IN_14[7:0]	7:0	Data input byte 14 for encry	ption/decryption.
0Fh	REG0F	7:0	Default : 0x00	Access : R/W
	TXET_IN_15[7:0]	7:0	Data input byte 15 for encry	ption/decryption.



Index	Mnemonic	Bit	Description	
<b>10</b> h	REG10	7:0	Default : 0x00	Access : R/W
	KEY_IN_0_S0[7:0]	7:0	Key byte 0 for encryption/de	ecryption.
11h	REG11	7:0	Default : 0x00	Access: R/W
	KEY_IN_1_S0[7:0]	7:0	Key byte 1 for encryption/de	ecryption.
12h	REG12	7:0	Default : 0x00	Access : R/W
	KEY_IN_2_S0[7:0]	7:0	Key byte 2 for encryption/de	ecryption.
13h	REG13	7:0	Default : 0x00	Access: R/W
	KEY_IN_3_S0[7:0]	7:0	Key byte 3 for encryption/de	ecryption.
14h	REG14	7:0	Default: 0x00	Access : R/W
	KEY_IN_4_S0[7:0]	7:0	Key byte 4 for encryption/de	ecryption.
15h	REG15	7:0	Default : 0x00	Access: R/W
	KEY_IN_5_S0[7:0]	7:0	Key byte 5 for encryption/de	ecryption.
16h	REG16	7:0	Default : 0x00	Access : R/W
	KEY_IN_6_S0[7:0]	7:0	Key byte 6 for encryption/decryption.	
	REG17	7:0	Default : 0x00	Access : R/W
	KEY_IN_7_S0[7:0]	7:0	Key byte 7 for encryption/de	ecryption.
18h	REG18	7:0	Default : 0x00	Access : R/W
	KEY_IN_8_S0[7:0]	7:0	Key byte 8 for encryption/de	ecryption.
19h	REG19	7:0	Default: 0x00	Access : R/W
	KEY_IN_9_S0[7:0]	7:0	Key byte 9 for encryption/de	ecryption.
1Ah	REG1A	7:0	Default : 0x00	Access : R/W
	KEY_IN_10_S0[7:0]	7:0	Key byte 10 for encryption/o	decryption.
1Bh	REG1B	7:0	Default : 0x00	Access : R/W
	KEY_IN_11_S0[7:0]	7:0	Key byte 11 for encryption/o	decryption.
1Ch	REG1C	7:0	Default : 0x00	Access : R/W
	KEY_IN_12_S0[7:0]	7:0	Key byte 12 for encryption/o	decryption.
1Dh	REG1D	7:0	Default : 0x00	Access : R/W
	KEY_IN_13_S0[7:0]	7:0	Key byte 13 for encryption/o	decryption.
1Eh	REG1E	7:0	Default : 0x00	Access : R/W
	KEY_IN_14_S0[7:0]	7:0	Key byte 14 for encryption/o	decryption.
1Fh	REG1F	7:0	Default : 0x00	Access : R/W
	KEY_IN_15_S0[7:0]	7:0	Key byte 15 for encryption/o	decryption.
20h	REG20	7:0	Default : 0x00	Access : R/W
-0	KEY_IN_16_S0[7:0]	7:0	Key byte 16 for encryption/o	decryption



Index	Mnemonic	Bit	Description	
21h	REG21	7:0	Default : 0x00	Access : R/W
	KEY_IN_17_S0[7:0]	7:0	Key byte 17 for encryption/	decryption.
22h	REG22	7:0	Default : 0x00	Access : R/W
	KEY_IN_18_S0[7:0]	7:0	Key byte 18 for encryption/	decryption.
23h	REG23	7:0	Default : 0x00	Access : R/W
	KEY_IN_19_S0[7:0]	7:0	Key byte 19 for encryption/	decryption.
24h	REG24	7:0	Default : 0x00	Access : R/W
	KEY_IN_20_S0[7:0]	7:0	Key byte 20 for encryption/	decryption.
25h	REG25	7:0	Default: 0x00	Access : R/W
	KEY_IN_21_S0[7:0]	7:0	Key byte 21 for encryption/	decryption.
26h	REG26	7:0	Default : 0x00	Access: R/W
	KEY_IN_22_S0[7:0]	7:0	Key byte 22 for encryption/	decryption.
27h	REG27	7:0	Default : 0x00	Access : R/W
	KEY_IN_23_S0[7:0]	7:0	Key byte 23 for encryption/decryption.	
-	REG28	7:0	Default : 0x00	Access : R/W
	KEY_IN_24_S0[7:0]	7:0	Key byte 24 for encryption/	decryption.
29h	REG29	7:0	Default : 0x00	Access : R/W
	KEY_IN_25_S0[7:0]	7:0	Key byte 25 for encryption/	decryption.
2Ah	REG2A	7:0	Default: 0x00	Access : R/W
	KEY_IN_26_S0[7:0]	7:0	Key byte 26 for encryption/	decryption.
2Bh	REG2B	7:0	Default : 0x00	Access : R/W
	KEY_IN_27_S0[7:0]	7:0	Key byte 27 for encryption/	decryption.
2Ch	REG2C	7:0	Default : 0x00	Access : R/W
	KEY_IN_28_S0[7:0]	7:0	Key byte 28 for encryption/	decryption.
2Dh	REG2D	7:0	Default : 0x00	Access : R/W
	KEY_IN_29_S0[7:0]	7:0	Key byte 29 for encryption/	decryption.
2Eh	REG2E	7:0	Default : 0x00	Access : R/W
	KEY_IN_30_S0[7:0]	7:0	Key byte 30 for encryption/	decryption.
2Fh	REG2F	7:0	Default : 0x00	Access : R/W
	KEY_IN_31_S0[7:0]	7:0	Key byte 31 for encryption/	decryption.
30h	REG30	7:0	Default : 0x00	Access : R/W
	IV_0_S0[7:0]	7:0	Initial vector byte 0 for enc	ryption/decryption
31h	REG31	7:0	Default : 0x00	Access : R/W
	IV_1_S0[7:0]	7:0	Initial vector byte 1 for enc	rvption/decryption



Index	Mnemonic	Bit	Description	
32h	REG32	7:0	Default : 0x00	Access : R/W
	IV_2_S0[7:0]	7:0	Initial vector byte 2 for enc	ryption/decryption.
33h	REG33	7:0	Default : 0x00	Access : R/W
	IV_3_S0[7:0]	7:0	Initial vector byte 3 for enci	yption/decryption.
34h	REG34	7:0	Default : 0x00	Access : R/W
	IV_4_S0[7:0]	7:0	Initial vector byte 4 for enci	ryption/decryption.
35h	REG35	7:0	Default : 0x00	Access : R/W
	IV_5_S0[7:0]	7:0	Initial vector byte 5 for enci	yption/decryption.
36h	REG36	7:0	Default: 0x00	Access : R/W
	IV_6_S0[7:0]	7:0	Initial vector byte 6 for enci	ryption/decryption.
37h	REG37	7:0	Default : 0x00	Access: R/W
	IV_7_S0[7:0]	7:0	Initial vector byte 7 for enc	ryption/decryption.
38h	REG38	7:0	Default : 0x00	Access : R/W
	IV_8_S0[7:0]	7:0	Initial vector byte 8 for encryption/decryption.	
39h	REG39	7:0	Default : 0x00	Access : R/W
	IV_9_S0[7:0]	7:0	Initial vector byte 9 for encryption/decryption.	
3Ah	REG3A	7:0	Default : 0x00	Access : R/W
	IV_10_S0[7:0]	7:0	Initial vector byte 10 for en	cryption/decryption.
3Bh	REG3B	7:0	Default: 0x00	Access : R/W
	IV_11_S0[7:0]	7:0	Initial vector byte 11 for en	cryption/decryption.
3Ch	REG3C	7:0	Default : 0x00	Access : R/W
	IV_12_S0[7:0]	7:0	Initial vector byte 12 for en	cryption/decryption.
3Dh	REG3D	7:0	Default : 0x00	Access : R/W
	IV_13_S0[7:0]	7:0	Initial vector byte 13 for en	cryption/decryption.
3Eh	REG3E	7:0	Default : 0x00	Access : R/W
	IV_14_S0[7:0]	7:0	Initial vector byte 14 for en	cryption/decryption.
3Fh	REG3F	7:0	Default : 0x00	Access : R/W
	IV_15_S0[7:0]	7:0	Initial vector byte 15 for en	cryption/decryption.
40h	REG40	7:0	Default : 0x00	Access : R/W
	TXET_OUT_0[7:0]	7:0	Data output byte 0 for encr	yption/decryption.
41h	REG41	7:0	Default : 0x00	Access : R/W
	TXET_OUT_1[7:0]	7:0	Data output byte 1 for encr	yption/decryption.
42h	REG42	7:0	Default : 0x00	Access : R/W
	TXET_OUT_2[7:0]	7:0	Data output byte 2 for encr	



Index	Mnemonic	Bit	Description	
43h	REG43	7:0	Default : 0x00	Access : R/W
	TXET_OUT_3[7:0]	7:0	Data output byte 3 for encry	ption/decryption.
44h	REG44	7:0	Default : 0x00	Access : R/W
	TXET_OUT_4[7:0]	7:0	Data output byte 4 for encry	ption/decryption.
45h	REG45	7:0	Default : 0x00	Access : R/W
	TXET_OUT_5[7:0]	7:0	Data output byte 5 for encry	ption/decryption.
46h	REG46	7:0	Default : 0x00	Access: R/W
	TXET_OUT_6[7:0]	7:0	Data output byte 6 for encry	ption/decryption.
47h	REG47	7:0	Default: 0x00	Access : R/W
	TXET_OUT_7[7:0]	7:0	Data output byte 7 for encry	ption/decryption.
48h	REG48	7:0	Default : 0x00	Access: R/W
	TXET_OUT_8[7:0]	7:0	Data output byte 8 for encry	ption/decryption.
49h	REG49	7:0	Default : 0x00	Access : R/W
	TXET_OUT_9[7:0]	7:0	Data output byte 9 for encryption/decryption.	
4Ah	REG4A	7:0	Default : 0x00	Access : R/W
	TXET_OUT_10[7:0]	7:0	Data output byte 10 for encryption/decryption.	
4Bh	REG4B	7:0	Default : 0x00	Access : R/W
	TXET_OUT_11[7:0]	7:0	Data output byte 11 for encr	ryption/decryption.
4Ch	REG4C	7:0	Default : 0x00	Access : R/W
	TXET_OUT_12[7:0]	7:0	Data output byte 12 for encr	ryption/decryption.
4Dh	REG4D	7:0	Default : 0x00	Access : R/W
	TXET_OUT_13[7:0]	7:0	Data output byte 13 for encr	ryption/decryption.
4Eh	REG4E	7:0	Default : 0x00	Access : R/W
	TXET_OUT_14[7:0]	7:0	Data output byte 14 for encr	ryption/decryption.
4Fh	REG4F	7:0	Default : 0x00	Access : R/W
	TXET_OUT_15[7:0]	7:0	Data output byte 15 for encr	ryption/decryption.
50h	REG50	7:0	Default : 0x20	Access : R/W
	DECRYPT_S0	7	Encrypt/decrypt: 0: Encrypt.	
	MODE_S0[2:0]	6:4	1: Decrypt.  Operation mode:  000: ECB mode.  001: CBC mode.  010: CTR mode.  011: CFB8 mode.	



AES R	egister				
Index	Mnemonic	Bit	Description		
			100: CFB mode. 101: OFB mode.		
	KEY_SIZE_S0[1:0]	3:2 Key size for AES algorithm 00: 128 bits. 01: 192 bits. 10: 256 bits. 11: Reserved.			
	CRYPT_S0[1:0]	1:0	Encrypt/decrypt algorithm: 00: AES. 01: DES. 10: 3DES. 11: Reserved.		
51h	REG51	7:0	Default : 0x00	Access: R/W	
	-	7:2	Reserved.		
	FIRST		FIRST block indicator: 0: Non FIRST block. 1: FIRST block, load iv.		
	START	0	START operation, write one to activate.		
52h	REG52	7:0	Default : 0x00	Access : R/W	
	- 6	7:4	Reserved.		
	CRYPT_BUSY	3	Encrypt/decrypt operation status. 0: Idle. 1: Operation busy in progress.		
	РСНК	2	Parity check enable. 0: Enable parity check. 1: Disable parity check.		
	SESSION[1:0]	1:0	SESSION selection. 0: SESSION 0. 1: SESSION 1.		
60h	REG60	7:0	Default : 0x00	Access : R/W	
	KEY_IN_0_S1[7:0]	7:0	Key byte 0 for encryption/decryption.		
61h	REG61	7:0	Default : 0x00	Access : R/W	
	KEY_IN_1_S1[7:0]	7:0	Key byte 1 for encryption/decryption.		
62h	REG62	7:0	Default : 0x00	Access : R/W	
	KEY_IN_2_S1[7:0]	7:0	Key byte 2 for encryption/ded	cryption.	
63h	REG63	7:0	Default : 0x00	Access : R/W	
	KEY_IN_3_S1[7:0]	7:0	Key byte 3 for encryption/decryption.		



Index	Mnemonic	Bit	Description		
64h	REG64	7:0	Default : 0x00	Access : R/W	
	KEY_IN_4_S1[7:0]	7:0	Key byte 4 for encryption/o	decryption.	
65h	REG65	7:0	Default : 0x00	Access : R/W	
	KEY_IN_5_S1[7:0]	7:0	Key byte 5 for encryption/o	decryption.	
66h	REG66	7:0	Default: 0x00	Access : R/W	
	KEY_IN_6_S1[7:0]	7:0	Key byte 6 for encryption/o	decryption.	
67h	REG67	7:0	Default : 0x00	Access : R/W	
	KEY_IN_7_S1[7:0]	7:0	Key byte 7 for encryption/o	decryption.	
68h	REG68	7:0	Default: 0x00	Access : R/W	
	KEY_IN_8_S1[7:0]	7:0	Key byte 8 for encryption/o	decryption.	
69h	REG69	7:0	Default : 0x00	Access: R/W	
	KEY_IN_9_S1[7:0]	7:0	Key byte 9 for encryption/decryption.		
6Ah	REG6A	7:0	Default: 0x00	Access : R/W	
	KEY_IN_10_S1[7:0]	7:0	Key byte 10 for encryption/decryption.		
6Bh	REG6B	7:0	Default: 0x00	Access : R/W	
	KEY_IN_11_S1[7:0]	7:0	Key byte 11 for encryption	Key byte 11 for encryption/decryption.	
5Ch	REG6C X	7:0	Default : 0x00	Access : R/W	
	KEY_IN_12_S1[7:0]	7:0	Key byte 12 for encryption	/decryption.	
Dh	REG6D	7:0	Default: 0x00	Access : R/W	
	KEY_IN_13_S1[7:0]	7:0	Key byte 13 for encryption,	/decryption.	
5Eh	REG6E	7:0	Default : 0x00	Access : R/W	
	KEY_IN_14_S1[7:0]	7:0	Key byte 14 for encryption,	/decryption.	
6Fh	REG6F	7:0	Default : 0x00	Access : R/W	
	KEY_IN_15_S1[7:0]	7:0	Key byte 15 for encryption	/decryption.	
70h	REG70	7:0	Default : 0x00	Access : R/W	
	KEY_IN_16_S1[7:0]	7:0	Key byte 16 for encryption	/decryption.	
71h	REG71	7:0	Default : 0x00	Access : R/W	
	KEY_IN_17_S1[7:0]	7:0	Key byte 17 for encryption	/decryption.	
72h	REG72	7:0	Default : 0x00	Access : R/W	
	KEY_IN_18_S1[7:0]	7:0	Key byte 18 for encryption	/decryption.	
73h	REG73	7:0	Default : 0x00	Access : R/W	
	KEY_IN_19_S1[7:0]	7:0	Key byte 19 for encryption	/decryption.	
74h	REG74	7:0	Default : 0x00	Access : R/W	
	KEY_IN_20_S1[7:0]	7:0	Key byte 20 for encryption,	/ d = === ::== != :=	



AES R	egister			
Index	Mnemonic	Bit	Description	
75h	REG75	7:0	Default : 0x00	Access : R/W
	KEY_IN_21_S1[7:0]	7:0	Key byte 21 for encryption/d	ecryption.
76h	REG76	7:0	Default : 0x00	Access : R/W
	KEY_IN_22_S1[7:0]	7:0	Key byte 22 for encryption/d	ecryption.
77h	REG77	7:0	Default : 0x00	Access : R/W
	KEY_IN_23_S1[7:0]	7:0	Key byte 23 for encryption/d	ecryption.
78h	REG78	7:0	Default : 0x00	Access : R/W
	KEY_IN_24_S1[7:0]	7:0	Key byte 24 for encryption/d	ecryption.
79h	REG79	7:0	Default: 0x00	Access : R/W
	KEY_IN_25_S1[7:0]	7:0	Key byte 25 for encryption/d	ecryption.
7Ah	REG7A	7:0	Default : 0x00	Access: R/W
	KEY_IN_26_S1[7:0]	7:0	Key byte 26 for encryption/d	ecryption.
7Bh	REG7B	7:0	Default: 0x00	Access : R/W
	KEY_IN_27_S1[7:0]	7:0	Key byte 27 for encryption/d	ecryption.
7Ch	REG7C	7:0	Default : 0x00	Access : R/W
	KEY_IN_28_S1[7:0]	7:0	Key byte 28 for encryption/d	ecryption.
7Dh	REG7D X	7:0	Default : 0x00	Access : R/W
	KEY_IN_29_S1[7:0]	7:0	Key byte 29 for encryption/d	ecryption.
7Eh	REG7E	7:0	Default: 0x00	Access : R/W
	KEY_IN_30_S1[7:0]	7:0	Key byte 30 for encryption/d	ecryption.
7Fh	REG7F	7:0	Default : 0x00	Access : R/W
	KEY_IN_31_S1[7:0]	7:0	Key byte 31 for encryption/d	ecryption.
80h	REG80	7:0	Default: 0x00	Access : R/W
	IV_0_S1[7:0]	7:0	Initial vector byte 0 for encry	ption/decryption.
81h	REG81	7:0	Default: 0x00	Access : R/W
	IV_1_S1[7:0]	7:0	Initial vector byte 1 for encry	ption/decryption.
82h	REG82	7:0	Default : 0x00	Access : R/W
	IV_2_S1[7:0]	7:0	Initial vector byte 2 for encry	/ption/decryption.
83h	REG83	7:0	Default : 0x00	Access : R/W
	IV_3_S1[7:0]	7:0	Initial vector byte 3 for encry	/ption/decryption.
84h	REG84	7:0	Default : 0x00	Access : R/W
	IV_4_S1[7:0]	7:0	Initial vector byte 4 for encry	ption/decryption.
85h	REG85	7:0	Default : 0x00	Access : R/W
	IV_5_S1[7:0]	7:0	Initial vector byte 5 for encry	ption/decryption.



Index	Mnemonic	Bit	Description		
86h	REG86	7:0	Default : 0x00	Access : R/W	
	IV_6_S1[7:0]	7:0	Initial vector byte 6 for encry	ption/decryption.	
87h	REG87	7:0	Default : 0x00	Access: R/W	
	IV_7_S1[7:0]	7:0	Initial vector byte 7 for encry	ption/decryption.	
88h	REG88	7:0	Default : 0x00	Access : R/W	
	IV_8_S1[7:0]	7:0	Initial vector byte 8 for encry	Initial vector byte 8 for encryption/decryption.	
89h	REG89	7:0	Default : 0x00	Access : R/W	
	IV_9_S1[7:0]	7:0	Initial vector byte 9 for encry	ption/decryption.	
8Ah	REG8A	7:0	Default: 0x00	Access : R/W	
	IV_10_S1[7:0]	7:0	Initial vector byte 10 for enci	ryption/decryption	
8Bh	REG8B	7:0	Default : 0x00	Access: R/W	
	IV_11_S1[7:0]	7:0	Initial vector byte 11 for encryption/decryption.		
8Ch	REG8C	7:0	Default : 0x00	Access : R/W	
	IV_12_S1[7:0]	7:0	Initial vector byte 12 for encryption/decryption.		
8Dh	REG8D	7:0	Default : 0x00	Access : R/W	
	IV_13_S1[7:0]	7:0	Initial vector byte 13 for encryption/decryption		
8Eh	REG8E	7:0	Default : 0x00	Access : R/W	
	IV_14_S1[7:0]	7:0	Initial vector byte 14 for enci	ryption/decryption	
8Fh	REG8F	7:0	Default: 0x00	Access : R/W	
	IV_15_S1[7:0]	7:0	Initial vector byte 15 for enci	ryption/decryption	
90h	REG90	7:0	Default : 0x20	Access : R/W	
	DECRYPT_S1	7	Encrypt/decrypt:		
			0: Encrypt.		
			1: Decrypt.		
	MODE_S1[2:0]	6:4	Operation mode:		
			000: ECB mode. 001: CBC mode.		
			010: CTR mode.		
			011: CFB mode.		
			100: CFB8 mode.		
			101: OFB mode.		
	KEY_SIZE_S1[1:0]	3:2	Key size for AES algorithm:		
			00: 128 bits.		
			01: 192 bits.		
			10: 256 bits.		
			11: Reserved.		



AES R	AES Register					
Index	Mnemonic	Bit	Description			
	CRYPT_S1[1:0]	1:0	Encrypt/decrypt algorithm:			
			00: AES.			
			01: DES.			
			10: 3DES.			
			11: Reserved.			





### **SMDCIF Register**

	IF Register				
Index	Mnemonic	Bit	Description		
00h	REG00	7:0	Default : 0x00	Access : R/W	
	GUARD_EXTRA[7:0]	7:0	Number of extra guard tim	e.	
01h	REG01	7:0	Default : 0x33	Access : R/W	
	REPEAT_CNT[3:0]		TX/RX parity error interrup Interrupt occurs when successful.	t threshold. cessive parity error exceeds this	
	GUARD_DEF[3:0]	3:0	Default guard time parame	eter.	
02h	REG02	7:0	Default: 0x40	Access : R/W	
	ATR_TIMEOUT_CNT_0[7:0]	7:0	ATR timeout value, low byte.  Interrupt occurs if ATR does not respond before the specified clock cycle.  ATR timeout period parameter [7:0].		
03h	REG03	7:0	Default : 0x9C	Access : R/W	
	ATR_TIMEOUT_CNT_1[7:0]	7:0	ATR timeout value, high byte. Interrupt occurs if ATR does not respond before the specified clock cycle. ATR timeout period parameter [15:8].		
04h	REG04	7:0	Default: 0x00	Access: R/W	
	- 7	7:5	Reserved.		
CKG_SMDC[4:0]  4:0 Clock control: clock invert, clock selection.  [0]: Gate smart card interface  [1]: Invert clock.  [3:2]: Clock selection.  00: /2.  01: /4.  10: /8.  11: /1.  [4]: Gate smart card clock.				ace internal clock.	
05h	REG05	7:0	Default : 0x00	Access : R/W	
	ETU_TIMER_MODE	7	ETU timer mode. 0: ETU based timer. 1: Smartcard clock cycle based.	ased timer.	
	CARD_DET	6	Read only card detection status.  0: No card inserted.		
			1: Card inserted.		



SMDC	F Register				
Index	Mnemonic	Bit	Description		
			00: Convention mode auto de 01: Direct convention mode. 10: Inverse convention mode 11: Reserved.		
	TS_DETECT  3 TS byte received from ATR. 0: Indicate 'h3F, inverse convention. 1: Indicate 'h3B, direct convention.  SMDC_PROTOCOL  2 Transmission protocol T. 0: Protocol T=0. 1: Protocol T=1.		0: Indicate 'h3F, inverse conv		
	CLK_STOP_IDTR[1:0]	1:0	1:0 Smart card clock stop indicator X. [1:0]. 00: Clock stop not supported. 01: State L. 10: State H. 11: No preference.		
06h	06h REG06		Default: 0x00 Access: R/W		
	ETU_TIMER_LOAD	7///	ETU timer load, reload the down counter, write one active reload.		
	TRX_STOP	6 TRX stop. Write operation: White 1 to disable "load TX data", "mast to enable "load TX data", "unmask RX of Read operation: 0: "Load TX data" enable status. 1: "Load TX data" disable status.		mask RX data". us.	
	WARMRST	5	Warm reset, write one active.		
	DEACT	4	Deactivation, write one active		
	ACT	3	Activation, write one active.		
	SMDC_RST	2	Reset smart card interface co	ntroller, write one reset.	
	RXFIFO_CLR	1	Clear RX FIFO, write one clea	r.	
	TXFIFO_CLR	0	Clear TX FIFO, write one clear	r.	
07h	REG07	7:0	Default : 0x51	Access : R/W	
	RX_FULL	7	TX FIFO full indicator.		
	RX_EMPTY	6	TX FIFO empty indicator.		
	TX_FULL	5	TX FIFO full indicator.		
	TX_EMPTY	4	TX FIFO empty indicator.		
	ST_ACTOK	3	Activate complete state.		



Index	Mnemonic	Bit	Description			
	ST_RST	2	Reset active state.			
	ST_PWREN	1	Power enable state.			
	ST_IDLE	0	Idle state.			
08h	REG08	7:0	Default : 0x00	Access: R/W		
	-	7	Reserved.			
	ATR_TIMEOUT	6	ATR timeout event.			
	RX_UNDERFLOW	5	RX FIFO underflow.			
	TX_OVERFLOW	4	TX FIFO overflow.			
	TS_UNKNOWN	3	Unknown TS character.			
	RX_OVERFLOW	2	RX FIFO overflow.			
	-	1	Reserved.			
	PARRITY_ERR	0	RX parity error occurs.			
09h	REG09	7:0	Default : 0x00	Access : R/W		
	TXFIFO[7:0]	7:0	TX FIFO port.			
0Ah	REG0A	7:0	Default : 0x00	Access : R/W		
	RXFIFO[7:0]	7:0	RX FIFO port.	·		
0Bh	REGOB	7:0	Default : 0x00	Access : R/W		
UDII	- 6	7:6	Reserved.			
	RXFIFO_THRESHOLD[5:0]	5:0	RX FIFO threshold trigger level.			
			Interrupt occurs when data count in RX FIFO reaches thi			
			value. Value 0 means no interrup	ot occurs		
0Ch	REGOC	7:0	Default : 0x00	Access : R/W		
CII	-	7:6	Reserved.	Access : K/ W		
	RXFIFO_CNT[5:0]	5:0	RX FIFO counter.			
0Dh	REGOD	7:0	Default : 0x00	Access : R/W		
J	REGOD		Delaute 1 0x00	Access 1 14, 11		
	_	7.6	Reserved			
	TXFIFO CNT[5:0]	7:6 5:0	Reserved.  TX FIFO counter.			
0Eh	TXFIFO_CNT[5:0]	5:0	TX FIFO counter.	Access : R/W		
0Eh	REG0E	5:0 <b>7:0</b>	TX FIFO counter.  Default: 0x74	Access : R/W		
	REG0E FD_RATIO_0[7:0]	5:0 <b>7:0</b> 7:0	TX FIFO counter.  Default: 0x74  F/D ratio [7:0].	-		
	REG0E	5:0 <b>7:0</b> 7:0 <b>7:0</b>	TX FIFO counter.  Default: 0x74  F/D ratio [7:0].  Default: 0x01	Access : R/W Access : R/W		
	REGOE  FD_RATIO_0[7:0]  REGOF -	5:0 <b>7:0</b> 7:0 <b>7:0</b> 7:6	TX FIFO counter.  Default: 0x74  F/D ratio [7:0].  Default: 0x01  Reserved.	-		
OEh OFh	REG0E FD_RATIO_0[7:0]	5:0 <b>7:0</b> 7:0 <b>7:0</b>	TX FIFO counter.  Default: 0x74  F/D ratio [7:0].  Default: 0x01	-		



SMDC	IF Register				
Index	Mnemonic	Bit	Description		
			Write operation: Write value is the reload value of the down counter. Read operation: Read value is the reset value of the down counter.		
11h	REG11	7:0	Default : 0x00	Access : R/W	
	ETU_TIMER_VAL_1[7:0]	7:0	ETU based timer value byte1, middle byte [15:8]. Write operation: Write value is the reload value of the down counter. Read operation: Read value is the reset value of the down counter.		
12h	REG12	7:0	Default: 0x00	Access : R/W	
	ETU_TIMER_VAL_2[7:0]	7:0	ETU based timer value byte1, high byte [23:16]. Write operation: Write value is the reload value of the down counter. Read operation: Read value is the reset value of the down counter.		
13h	REG13	7:0	Default: 0xFF	Access : R/W	
	INTR_MSK[7:0]	7:0	Interrupt mask: 1 for disable interrupt event, 0 for enable interrupt event.  [0]: Parity error interrupt disable.  [1]: ATR TS byte error interrupt disable.  [2]: TX overflow/RX underflow interrupt disable.  [3]: ATR reset timeout interrupt disable.  [4]: RX input data receive indication interrupt disable.  [5]: RX data overflow interrupt disable.  [6]: TX FIFO data complete interrupt disable.  [7]: ETU based timer timeout interrupt disable.		
14h	REG14	7:0	Default : 0x00	Access : R/W	
	INTR_SOFT[7:0]	7:0	Software trigger interrupt write trigger.  [0]: Trigger parity error interrupt.  [1]: Trigger ATR TS byte error interrupt.  [2]: Trigger TX overflow/RX underflow interrupt.  [3]: Trigger ATR reset timeout interrupt.  [4]: Trigger RX input data receive indication interrupt.  [5]: Trigger RX data overflow interrupt.  [6]: Trigger TX FIFO data complete interrupt.  [7]: Trigger ETU based timer timeout interrupt.		



## **PMU Register**

PMU R	Register					
Index	Mnemonic	Bit	Description			
00h	-	7:0	Default : -	Access : -		
	-	-	Reserved.			
01h	REG01	7:0	Default : 0x00	Access : R/W		
	-	7:1	Reserved.	Reserved.		
	PM_DEEP	0	Enter deep sleep command.			
02h	REG02	7:0	Default : 0x5A	Access: R/W		
	RTC_EN[7:0]	7:0	Wakeup RTC timer enable. !0x5a: Disable RTC timer and reset timer counter, and clea timeout wakeup event. 0x5a: Enable RTC timer and start to increment counter.			
03h	REG03	7:0	Default : 0xFF	Access: R/W		
	RTC_THLD_0[7:0]	7:0	RTC timeout threshold low byte.			
04h	REG04	7:0	Default: 0x00	Access : R/W		
	RTC_THLD_1[7:0]	7:0	RTC timeout threshold midd	le byte.		
05h	REG05	7:0	Default : 0x00	Access: R/W		
	RTC_THLD_2[7:0]	7:0	RTC timeout threshold high	byte.		
06h	REG06	7:0	Default : 0x00	Access : R/W		
	- //	7:1	Reserved.			
	DEEP_FLAG	0	Deep sleep flag, to record the deep sleep status when entering deep sleep mode. Write one to clear the flag.			
07h	REG07	7:0	Default : 0x00	Access : R/W		
	-	7:3	Reserved.			
	EXT_WAKEUP_INT_ST	2	External wakeup interrupt s	tatus.		
	RF_DETECT_INT_ST	1	RF detect interrupt status.			
	TIMEOUT_INT_ST	0	RTC timeout interrupt status	5.		
08h	REG08	7:0	Default : 0x00	Access : RO		
	-	7:4	Reserved.			
	XTAL_STABLE	3				
	RING_OSC_STABLE	2				
	PM_STATE[1:0]	1:0	Current power state status. [1:0]. 00: Initial state.			



Index	Mnemonic	Bit	Description		
			01: Active state. 10: Sleep state. 11: Deep sleep state.		
09h	REG09	7:0	Default : 0x5A	Access : R/W	
	RFDETECT_EN[7:0]	7:0	RF detect wakeup event enable.  0x5a: Enable RF detect function.  When both RTC and external wakeup are disable detect will be enabled.		
0Ah	REG0A	7:0	Default : 0x00	Access : R/W	
	-	7:6	Reserved.		
	SWIO_PD	5	Swio power down control.		
	DEGLITCH[2:0]	4:2	DEGLITCH setting.		
	-	1	Reserved.		
	SHUNT_SW_PD	0 Shunt regulator software contr		ntrol power down.	
0Bh	REG0B	7:0	Default : 0x00	Access : RO	
	-	7	Reserved.		
	V3P0_PWR_GOOD	6	V3p0 power good status.		
	PMUSIM_PWR_GOOD	5	PMU supply power good stat	us.	
	ALIVE_PWR_GOOD	4	Alive power good status.		
	CORE_PWR_GOOD	3	Core power good status.		
	SIM_PWR_GOOD	2	SIM card power good status.		
	LDOCORE_EN_ST	1	Core power enable status.		
	LDOSIM_EN_ST	0	SIM card power enable statu	S.	
0Ch	REGOC	7:0	Default : 0x00	Access : RO	
	-	7:2	Reserved.		
	SIM_PWR_FLAG	1	SIM power flag. 1: 2.8V. 0: 1.8V or no power.		
	GP_MODE	0	Power supply from RF indication.  1: Get power mode.  0: Normal mode.		
0Dh	REG0D	7:0	Default : 0x5A	Access : R/W	
	EXTWAKEUP_EN[7:0]	7:0	External wakeup event enabl 0x5a: Enable external wakeu		
		1	<u> </u>	1	



PMU Register					
Index	Mnemonic	Bit	Description		
	-	7:1	Reserved.		
	LDOSIM_SW_EN	0	SIM card LDO software control power enable.		
10h	REG10	7:0	Default : 0x00 Access : R/W		
	BIAS_TST	7	Enable for BG current test.		
	BRIDGE_TST	6	Used to short the bridge by software.		
	TR_BG[5:0]	5:0	Bandgap trim control.		
13h	-	7:0	Default : - Access : -		
	-	-	Reserved.		

# **REGISTER TABLE REVISION HISTORY**

Date	Bank	Register		
02/08/10		Created first version.		



#### **APPENDIX**

#### **Abbreviations**

ADC Analog to Digital Converter AFI Application Family Identifier

ASIC Application Specific Integrated Circuits

ASK Amplitude Shift Keying

BB Baseband
BER Bit Error Rate
BW Band width

CRC Cyclic Redundancy Check

CW Continuous Wave

DAC Digital to Analog Converter
DSFID Data Storage Format Identifier
DSP Digital Signal Processing

EAS Electronic Article Surveillance

EEPROM Electrically Erasable and Programmable read Only memory

EMI Electromagnetic Interference
ENOB ADC Effective Number Of Bits

EOF End of Frame

FSK Frequency Shift Keying IC Integrated Circuit

I2C Inter-IC (control interface)
LSB Least Significant Bit or Byte

LO Local Oscillator
MCU Micro-Controller Unit

MSB Most Significant Bit or Byte
MTBF Mean Time Between Failure

PPM Part Per Million

PRC Pseudo Random Code
PRN Pseudo Random Number
PWM Pulse Width Modulation

RTF Reader Talk First
SNR Serial Number
SOC System On a Chip
SOF Start of Frame

TCXO Temperature Compensated Crystal Oscillator

UID Unique Identifier

VCD Vicinity Coupling Device



### References

- [1] Auto-ID center, "13.56 MHz ISM Band Class 1 Radio Frequency Identification Tag Interface Specification."
- [2] Klaus Finkenzeller, "RFID Handbook: Fundamentals and Applications in Contactless Smartcards and Identification."
- [3] Datasheet, "MCRF450/451/452/455," Microchip.
- [4] Datasheet, "Tag-it HF," Texas Instruments.
- [5] Application Note, "I Code1 System Design Guide," Philips Semiconductors.
- [6] Nedap: "System model for inductive ID systems."

Manufacturer	Product	Further Information
Infineon	SLE 44R35 S (Mifare Standard)	www.infineon.com
	SLE 66R35 (Mifare NRG)	www.infineon.com
	SLE 55R04 (my-d proximity)	www.infineon.com
	SLE 55R16 (my-d proximity)	www.infineon.com
	SRF 55V10P (my-d vicinity)	www.infineon.com
Legic	MIM 1024 *	Flyer
	MIM 256 *	Flyer
Philips	MF1 IC S50 (Mifare Standard)	www.semiconductors.philips.com
	MF1 IC S70 (Mifare 4K)	www.semiconductors.philips.com
	MF3 IC D40 (Mifare DESFire)	www.semiconductors.philips.com
	MF0 IC U1001 (Mifare UltraLight 16,9pF)	www.semiconductors.philips.com
	MF0 IC U1101 (Mifare UltraLight 50pF)	www.semiconductors.philips.com
	SL1 IC S3001 (I-Code 27,5pF)	www.semiconductors.philips.com
	SL1 IC S3101 (I-Code 97pF)	www.semiconductors.philips.com
	SL2 IC S1001 (I-Code EPC)	www.semiconductors.philips.com
	SL2 IC S1101 (I-Code UID)	www.semiconductors.philips.com
	SL2 IC S2001 (I-Code SL2)	www.semiconductors.philips.com
	SL3 IC S3001 (U-Code HSL)	www.semiconductors.philips.com
	SL3 IC S3101 (U-Code EPC)	www.semiconductors.philips.com
STMicroelectronics	SR176	www.st.com/contactless
	SRIX4K	www.st.com/contactless
	SRIX512	www.st.com/contactless
	LRI64	www.st.com/contactless
	стѕ	www.st.com/contactless