

Doc#: D-FT5202-0902 (Version: 0.1)

**DDCN#**: 200911001

Date: 29-Oct-09

# FT5202

**Capacitive Touch Panel controller** 

<u> Preliminary</u>

FocalTech Systems Co., Ltd

support@focaltech-systems,com

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO FOCALTECH SYSTEMS CO.,LTD., AND MAY NOT BE REPRODUCED, DISCLOSED OR USED IN WHOLE OR PART WITHOUT THE EXPRESS WRITTEN PERMISSION OF FOCALTECH SYSTEMS CO.,LTD.

Copyright © 2009, FocalTech Systems CO.,Ltd
All rights reserved

FocalTech Systems Co., Ltd

Page: 1 of 18



Doc#: D-FT5202-0902 ( Version: 0.1 )

Index	
1. Description	3
2. Typical Applications	3
3. Features.	3
4. Functional Description	4
4.1. Architectural Overview	4
4.2. MQU//)	5
4/3. Operation Modes	6
4.4. Boot // (//) ////	6
4.5. Host Interface.	7
4.6. Serial Interface	7
5. Electrical Specifications	10
5.1. Absolute Maximum Ratings	10
5.2. DC Characteristics	10
5.3. AC Characteristics	11
5.4. I/O Ports Circuits	12
6. Pin Configurations	12
6.1. Pin List of FT5202	12
7. Package information ————————————————————————————————————	16
7.1. Package information of QFN-48L Package	16
7.2. Order Information	17



Doc#: D-FT5202-0902 (Version: 0.1)

Page: 3

18

**DDCN#**: 200911001

#### 1. Description

FT5202 series ICs are single chip capacitive touch panel controller ICs with a built-in 8 bit Micro-controller unit (MCU). It adopts the mutual capacitance approach, which supports true multi-touch capabilities. In conjunction with a mutual capacitive touch panel, FT5202 facilitates user friendly input functions, which can be used for portable devices, such as cellular phones, digital cameras, and notebook personal computers.

### 2. Typical Applications

FV5202 accommodates a wide range of applications from with a set of buttons up to a 2D touch sensing device

- Mobile phones, smart phones, PDAs
- Portable MP3 and MP4 media players
- Navigation systems, GPS
- Digital cameras
- Game consoles
- Car applications
- POS (Point of Sales) devices

#### 3. Features

- Mutual capacitive sensing techniques
- True multi-touch with up to 5 points of absolution X and Y coordinates
- Immune to RF interferences
- Auto calibration: Insensitive to capacitance and environmental variations
- Supporting up to 16 transmit lines and 10 receive lines
- Supporting up to 7" touch screen (from 2.8" to 7")
- Fully programmable scan sequences with individually adjustable receive lines and transmit lines to support various of applications
- Scan rate larger than 80Hz
- Touch resolution of 100 dots per inch (dpi) or higher -- depending on the panel size
- I2C interfaces
- Operating voltage: 2.8V ~ 3.6V



Doc#: D-FT5202-0902 ( Version: 0.1 )

Page: 4

18

**DDCN#**: 200911001

- Capable of driving single channel (transmit/receive) resistance:  $\sim 15 \text{K} \Omega$
- Capable of supporting single channel (transmit/receive) capacitance: 50 pF
- The optimal sensing mutual capacitor: 1pF~2pF
- The accuracy of the ADC is 12bit
- Built-in MCU with 20KB of program SRAM, 4KB of data SRAM and 256B internal data space
- / (1) Internal interrupt sources and 2 external interrupt sources
- 3 operating modes

Active

Monitor

Hibernate

- Operating temperature range: 40°C ~ +85°C
- System can be booted from both sources:
   Internal non-volatile memory
   An external host processor
- 4. Functional Description

#### 4.1. Architectural Overview

Figure 4-1 shows the overall architecture for FT5202




Figure 4-1 FT5202system architecture diagram

FT5202 can be divided into the following functional groups:

• Touch panel interface circuits



Doc#: D-FT5202-0902 (Version: 0.1)

Page: 5

18

**DDCN#** : 200911001

The main function for the AFE and AFE controller is to interface with the touch panel. It scans the panel by sending AC signals to the panel and processes the received signals from the panel. So, it supports both Transmit (TX) and Receive (RX) functions. Key parameters to configure this circuit can be sent via serial interfaces, which will be explained in detail in a later section.

#### • 8051 based MCU

This MCU is 8051 compatible with some enhancements. For example, larger program and data memories are supported. In addition, a Multiplier Accumulator (MAC) unit is implemented to speed up the touch detection algorithms. Furthermore, a One Time Programmable (OTP) is implemented to store programs and some key parameters.

Complex signal processing algorithms are implemented with firmware running on this MCU to further process the received signals in order to detect the touches reliably. Communication protocol software is also implemented on this MCU to exchange data and control information with the host processor.

The MCV executes the program stored in the on chip program memory (SRAM). Upon power-up, the program can be downloaded (booted) from the following two sources:

On chip OTP

The FLASH connected to the host processor

The detailed boot procedure will be discussed later

• External Interface

I2C: an interface for data exchange with host

INT: an interrupt signal to inform the host processor that touch data is ready for read

WAKE: an interrupt signal for the host to change F5202 from Hibernate to Active mode

- A watch dog timer is implemented to ensure the robustness of the chip.
- A voltage regulator to generate 1.8V for digital circuits from the input 3.3V supply

#### **4.2. MCU**

This section describes some critical features and operations supported by the 8051 compatible MCU. Figure 4-2 shows the overall structure of the MCU block. In addition to the 8051 compatible MCU core, we have added the following circuits:

MAC: A 16x8 multiplier with a 32 bit accumulator

Program memory: 20KB SRAM

Data memory: 4KB SRAM

Real time clock (RTC): A 32KHz RC oscillator

Timer: A number of timers are available to generate different clocks

Master clock: A 27MHz RC oscillator

Clock Manager: To control various clocks under different operation conditions of the system



Doc#: D-FT5202-0902 (Version: 0.1)

Page: 6 of

18

**DDCN#**: 200911001




Figure 4-2 MCU block diagram

### 4.3. Operation Modes

FT5202 operates in the following three modes:

Active

Monitor

Hibernate

Active mode: When in this mode F15202 actively scans the panel. The default scan rate is 60 frames per second. The host processor can configure F75202 to speed up or to slow down. The minimum scan period is 12 ms per frame.

**Monitor** mode: When in this mode, FT5202 scans the panel at a reduced speed. The default scan rate is 30 frames per second and the host processor can increase or decrease this rate. When in this mode, most algorithms are stopped. A simpler algorithm is being executed to determine if there is a touch or not. When a touch is detected, FT5202shall enter the Active mode immediately to acquire the touch information quickly. During this mode, the serial port is closed and no data shall be transferred with the host processor.

**Hibernate** mode: In this mode, the chip is placed in a power down mode. It shall only respond to the "WAKE" signal from the host processor. The chip therefore consumes very little current, which help prolong the standby time for the portable devices.

#### 4.4. **Boot**

Upon power up, FT5202 shall load the program onto the program memory and start executing the program. This is called the boot procedure. The program can be booted with the following three methods:

- From an internal non-volatile memory
- From the Host through a serial interface

The user can select one of the above boot methods by configuring MSET0\_N pins. The following table shows the configuration of these pins and the corresponding boot method.



Doc#: D-FT5202-0902 ( Version: 0.1 )

DDCN#: 200911001

MSET0_N	Boot #	Boot method
1	0	From OTP to program SRAM with the DMA method
0	\	From a host processor to program SRAM via I2C

#### 4.5. Host Interface

Figure 4-3 shows the interface between a host processor and FT5202. The interface for other FT5202 series chips is identical. This interface consists of the following three sets of signals:

- Serial interface
- Interrupt from FT 5202 to the host
- Wake up signal from the host to FT5202




Figure 4-3 Host interface diagram

The serial interfaces of FT5202 is I2C. The details of this interface are described in detail in Section 4.6. The interrupt signal, /INT, is used for FT5202 to inform that host that data are ready for the host to receive. The /WAKE signal is used for the host to wake up FT5202 from the Hibernate mode. Upon exiting the Hibernate mode, FT5202 shall enter the Active mode.

#### 4.6. Serial Interface

FT5202 supports the I2C interfaces, which can be used by a host processor or other devices.

The I2C is always configured in the Slave mode. The data transfer format is shown in Figure 4-4.



Doc#: D-FT5202-0902 (Version: 0.1)




Figure 4-6 I2C master read, slave write



Doc#: D-FT5202-0902 ( Version: 0.1 )

**DDCN#**: 200911001

Table 4-1 lists the meanings of the mnemonics used in the above figures.

**Table 4-1 Mnemonics description** 

Mnemonics	Description
S	I2C Start or I2C Restart
AG:01	Slave address A[6:4]: 3'b011 A[3:0]: data bits are identical to those of I2CCON[7:4] register.
20/W///	13b0: Write
R	12 by: Read
c 6/1	
P	STOP: the indication of the end of a packet (if this bit is missing, S will indicate the end of the current packet and the beginning of the next packet)

I2C Interface Timing Characteristics

parameter	Unit	MIN	MUX
SCL frequency	KHz	70//	400
Bus free time between a STOP and START condition	us	A.T) //	
Hold time (repeated) START condition	us	4,0	\
Data setup time	ns	250	\
Setup time for a repeated START condition	us	4.7	\
Setup Time for STOP condition	us	4.0	\



Doc#: D-FT5202-0902 ( Version: 0.1 )

**Page: 10** 

18

**DDCN#**: 200911001

### 5. Electrical Specifications

#### **5.1.** Absolute Maximum Ratings

**Table 5-1 Absolute Maximum Ratings** 

Item	Symbol	Unit	Value	Note
Power Supply Voltage 1	VDDA1 - VSSA1	V	-0.3 ~ +3.6	1, 2
Power Supply Voltage 2	VDDA2 – VSSA2	V	-0.3 ~ +3.6	1, 3
Power Supply Voltage 3	VPP	V	-0.3 ~ +8	1
Input Voltage	Vt	V	-0.3 ~VDDA + 0.3	1
Operating Temperature	Topr	${\mathbb C}$	<b>-</b> 40 ∼ +85	1, 4
Storage Temperature	Tstg	°C	<b>-</b> 55 ∼ +110	1

Notes:

- 1. If used beyond the absolute maximum ratings, FT5202 may be permanently damaged. It is strongly recommended that the device be used within the electrical characteristics in normal operations. If exposed to the condition not within the electrical characteristics, it may affect the reliability of the device.
- 2. Make sure VDDA1(high) ≥ VSSA1 (low)
- 3. Make sure VDDA2(high)≥V\$SA2 (low)
- 4. The DC/AC characteristics of die and wafer products are guaranteed at 85°C

#### **5.2.** DC Characteristics

Table 5-2 DC Characteristics (VDDA=VDDA1=VDDA2=2.6~3.3V, Ta=-40~85°C)

Item	Symbol	Unit	Test Condition	Min.	Тур.	Max.	Note
Input high-level voltage	VIH	V		Ø.8 x VDDA		VDDA	
Input low -level voltage	VIL	V	<b>V</b>	-0.3		0.2 x VDDA	
Output high -level voltage	VOH	V	IOH=-0.1mA	0.8 x VDDA	1		
Output low -level voltage	VOL	V	IOH=0.1mA		-1	0.2 x VDDA	



Doc#: D-FT5202-0902 ( Version: 0.1 )

Page: 11 of

**18** 

DDCN#: 200911001

I,	/O leakage current	ILI	μА	Vin=0~VDDA	-1		1	
	Current consumption (Normal operation mode)	Iopr	mA	VDDA1=VDDA2 = $2.8V$ Ta= $25$ °C	-	3	4.5	
	Aurrent consumption (Monitor mode)	Imon	mA	VDDA1=VDDA2 = $2.8V$ Ta= $25$ °C		2.4		
	Current consumption (Sleep mode)	Islp	mA	VDDA1=VDDA2 = 2.8V Ta=25°C	1	0.03		
S	Step-up output voltage	V8X	2	VDDA1=VDDA2 = 2.8V	18	20		
I	nput voltage	VDDA2//	V		2.8		3.6	

### 5.3. AC Characteristics

### Table 5-3 / AC/Characteristics of oscillators

Item	Symbol	Unit	Test Condition	Min.	Тур.	Max.	Note
OSC clock 1	fosc1	MHz	\(\text{VDDA2}\frac{1}{2}\)\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	25	27	29	
OSC clock 2	fosc2	KHz	VDDA2=2.8V Ta=25 ©	29	32	35	

### Table 5-4 AC Characteristics of TX & RX

Item	Symbol	Unit	Test Condition	3/1/	Min.	Тур.	Max.	Note
TX acceptable clock	ftx	KHz			100	150	270	
TX output rise time	Ttxr	nS				20		
TX output fall time	Ttxf	nS				20		
RX input voltage	Trxi	V			1.2		1.5	

Notes:

DC/AC electrical characteristics of bare die and wafer products are guaranteed at  $+85^{\circ}$ C.

FocalTech Systems Co., Ltd




 $Doc\#: D\text{-}FT5202\text{-}0902 \ (\ Version: 0.1\ )$ 

Page: 12 of

18

DDCN#: 200911001

### 5.4. I/O Ports Circuits



#### **6.1.** Pin List of FT5202

	Pin Number		T	December		
Name	lame DE1 DE2 Type	туре	Description			
TX16		48	О	Transmit output pin		
TX15	1	1	О	Transmit output pin		
TX14	2	2	О	Transmit output pin		



Doc# : D-FT5202-0902 ( Version : 0.1 )

DDCN#: 200911001

Page: 13 of 18

					DDC1\π . 200711001
	TX13	3	3	О	Transmit output pin
	TX12	4	4	О	Transmit output pin
	TX11	5	5	О	Transmit output pin
	TX10	6	6	О	Transmit output pin
	TX9,	7	7	O	Transmit output pin
	TX8	8	8	O	Transmit output pin
	TX1//	9	<u> </u>	O	Transmit output pin
	TX6	19	10	О	Transmit output pin
	ŢX,5	/y//	11/)	0	Transmit output pin
	TX4	12	12	0	Transmit output pin
	TX3	13//	13	2 9//	Transmit output pin
	TX2	1,4	14//		Transmit output pin
	TX1	15	15	10	Transmit output pin
	WDDII	16	6///	DIVID	High voltage power supply (12 – 18V) from the charge pump LDO,
	VDDH	16	16//	PWR	generated internal. A 1 µ F ceramic to ground is required.
	VSSA2	17	17	GND /	Apalog ground
	V8X	18	18		Charge pump output at 8 times of the input voltage. A 1 µ F
	VOA	10	16		ceramic capacitor to ground is required.
	C3N	19	19	I/O	Charge pump power boost for an external ceramic capacitor of 1 µ F
•		17	17	1/0	connected to C3P
	C3P	20	20	I/O	Charge pump power boost for an external ceramic capacitor of 1 µ F
		-	-		connected to C3N
	C2N	21	21	I/O	Charge pump power boost for an external ceramic capacitor of 1 µ F
					connected to C2R
	C2P	22	22	I/O	Charge pump power boost for an external ceramic capacitor of 1 µ F
					connected to C2N
	C6V	23	23	I/O	Charge pump output at twice of the input voltage. A 1 µ F ceramic
					capacitor to ground is required.  Charge pump power boost for an external ceramic capacitor of 1 µ F
	C1N	24	24	I/O	connected to C1P
					Charge pump power boost for an external ceramic capacitor of 1 µ F
	C1P	25	25	I/O	connected to C1N
	VDDA2	26	26	PWR	Analog power supply
L					



Doc# : D-FT5202-0902 ( Version : 0.1 )


DDCN#: 200911001

VDDD	27	27	PWR	Digital power supply, generated internal. A 1 $\mu$ F ceramic capacitor to ground is required.
VSSD	28	28	GND	Digital ground
				Boot select:
MSETO N	29	29	I	0: From I2C
14				1: From OTP
TEST/	30	30	I	Test mode enabled at high and normal mode when low
SCL//	31	31	I/O	I2C clock input
SDA	32	32	I/O	I2C data input and output
WAKE	7/33/	<i>3</i> 3	I	External interrupt from the host
INT	34	347)	0/>	External interrupt to the host
NC	35	35	7) 1/0	Not connected
VDDA1	(36//	36	₽WR	Analog power supply
RX1	37	37/	// I //	Receiver input pins
RX2	38	38//	1	Receiver input pins
RX3	39	39	//I	Receiver input pins
RX4	40	40	(1//	Receiver input pins
RX5	41	41	1///	Receiver input pins
RX6	42	42	I	Receiver input pins
RX7	43	43	I	Receiver input pins
RX8	44	44	I	Receiver input pins
RX9	45	45	I	Receiver input/pins
RX10	46		I	Receiver input pins
VSSA1	47	46	GND	Analog ground
VPP	48	47	PWR	OTP Program power supply, 7.5V when programming. VSS/VDD/Floating when not programming
	VSSD MSETO N  MSETO N  MSETO N  MSETO N  MSETO N  MSETO N  SDA  WAKE  INT  NC  VDDA1  RX1  RX2  RX3  RX4  RX5  RX6  RX7  RX8  RX9  RX10  VSSA1	VSSD 28  MSETO N 29  TEST 30  SQL 31  SDA 32  WAKE 33  INT 34  NC 35  VDDA1 36  RX1 37  RX2 38  RX3 39  RX4 40  RX5 41  RX6 42  RX7 43  RX8 44  RX9 45  RX10 46  VSSA1 47	VSSD         28         28           MSETO N         29         29           TEST         30         30           SCL         31         31           SDA         32         32           WAKE         33         33           INT         34         34           NC         35         35           VDDA1         36         36           RX1         37         37           RX2         38         38           RX3         39         39           RX4         40         40           RX5         41         41           RX6         42         42           RX7         43         43           RX8         44         44           RX9         45         45           RX10         46           VSSA1         47         46	VSSD         28         28         GND           MSETO N         29         29         I           JEST         30         30         I           JANA         31         31         I/O           JANA         32         32         I/O           WAKE         33         33         I           INT         34         34         O           NC         35         35         J/O           VDDA1         36         36         PWR           RX1         37         37         I           RX2         38         38         I           RX3         39         I           RX4         40         40         J           RX5         41         41         J           RX6         42         42         I           RX7         43         43         I           RX8         44         44         I           RX9         45         45         I           RX10         46         I           VSSA1         47         46         GND

FocalTech Systems Co., Ltd Page: 14 of 18



Doc#: D-FT5202-0902 (Version: 0.1)



FT5202DE2 Package Diagram




Doc#: D-FT5202-0902 ( Version: 0.1 )

DDCN#: 200911001

### 7. Package information

### 7.1. Package information of QFN-48L Package





 $Doc\#: D\text{-}FT5202\text{-}0902 \ (\ Version: 0.1\ )$ 

Page: 17 of

18

DDCN#: 200911001

#### 7.2. Order Information

	QFN		
Package Type	48 Pin ( 6 * 6 )		
	0.75 - D0.4		
Product Name	FT5202DE1		
Note:  1) The last two letters in the product name indicate the package type and lead pitch and thickness.			
2). The second last letter indicates the package type.			
<b>D</b> : QFN-6*6	D: QFN-6*6		
3). The last letter indic	ates the load pitch and thickness.		
E: 0.75 – D0.4			

T: Track Code

F: "F" for Lead Free process.

Y: Year Code

**WW: Week Code** 

SV: Lot Code

FT5202DE1 TFYWWSY

Product Name	Package Type	#XX Pins # RX Pins
FT5202DE1	QFN-48L	10
FT5202DE2	QFN-48L	18 9
		· ·

**REVISION TABLE** 



Doc# : D-FT5202-0902 ( Version : 0.1 )

version	Revisions	Date
0.1	First draft	2009-10-2