Список литературы

[1] KOZA, J. R., YU, J., KEANE, M. A., and MYDLOWEC, W., Use of conditional developmental operators and free variables in automatically synthesizing generalized circuits using genetic programming, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 5–16, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[2] LEVI, D., Hereboy: A fast evolutionary algorithm, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 17–24, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[3] SEOK, H., LEE, K., ZHANG, B., LEE, D., and SIM, K., Genetic programming of process decomposition strategies for evolvable hardware, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 25–34, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[4] POLLACK, J. and LIPSON, H., The golem project: Evolving hardware bodies and brains, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 37–42, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[5] Bennett III, F. H. and RIEFFEL, E., Design of decentralized controllers for self-reconfigurable modular robots using genetic programming, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 43–52, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[6] VASSILEV, V. and MILLER, J., Scalability problems of digital circuit evolution: Evolvability and efficient designs, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 55–64, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[7] KALGANOVA, T., Bidirectional incremental evolution in extrinsic evolvable hardware, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 65–74, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[8] IMAMURA, K., FOSTER, J., and KRINGS, A., Bidirectional incremental evolution in extrinsic evolvable hardware, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 75–80, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[9] MASNER, J., CAVALIERI, J., FRENZEL, J., and FOSTER, J., Size versus robustness in evolved sorting networks: Is bigger better?, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 81–87, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[10] ZEBULUM, R., SINOHARA, H., VELLASCO, M., et al., A reconfigurable platform for the automatic synthesis of analog circuits, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 91–98, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[11] STOICA, A., KEYMEULEN, D., ZEBULUM, R., et al., Evolution of analog circuits on field programmable transistor arrays, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 99–108, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[12] THOMPSON, A. and WASSHUBER, C., Evolutionary design of single electron systems, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 109–116, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[13] FLOCKTON, S. and SHEEHAN, K., Behavior of a building block for intrinsic evolution of analogue signal shaping and filtering circuits, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 117–124, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[14] MARSTON, N., TAKAHASHI, E., MURAKAWA, M., et al., An evolutionary approach to ghz digital systems, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 125–131, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[15] JONATHAN, M., ZEBULUM, R., PACHECO, M., and VELLASCO, M., Multiobjective optimization techniques: A study of the energy minimization method and its application to the synthesis of ota amplifiers, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 133–140, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[16] TUFTE, G. and HADDOW, P., Evolving an adaptive digital filter, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 143–150, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[17] COELLO, C., AGUIRRE, A., and BUCKLES, B., Evolutionary multiobjective design of combinational logic circuits, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 161–170, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[18] KORKIN, M., FEHR, G., and JEFFERY, G., Evolving hardware on a large scale, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 173–182, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[19] LEE, C., HALL, D., PERKOWSKI, M., and JUN, D., Self-repairable eplds: Design, self-repair, and evaluation methodology, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 183–194, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[20] HOLLINGWORTH, G., SMITH, S., and TYRRELL, A., Safe intrinsic evolution of virtex devices, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 195–202, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[21] MANGE, D., SIPPER, M., STAUFFER, A., and TEMPESTI, G., Toward self-repairing and self-replicating hardware: The embryonics approach, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 205–214, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[22] BRADLEY, D., ORTEGA-SANCHEZ, C., and TYRRELL, A., Embryonics + immunotronics: A bio-inspired approach to fault tolerance, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 205–224, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[23] de Garis, H., BULLER, A., DOB, T., et al., Building multimodule systems with unlimited evolvable capacities from modules with limited evolvable capacities (mecs), in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 225–234, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[24] LEVY, R., LEPRI, S., SANCHEZ, E., RITTER, G., and SIPPER, M., Slate of the art: An evolving fpga-based board for handwritten-digit recognition, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 237–244, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[25] TORRESEN, J., Scalable evolvable hardware applied to road image recognition, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 245–252, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[26] YASUNAGA, M., NAKAMURA, T., YOSHIHARA, I., and KIM, J., Kernel-based pattern recognition hardware: Its design methodology using evolved truth tables, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 253–262, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[27] MILANO, M. and KOUMOUTSAKOS, P., A clustering genetic algorithm for actuator optimization in flow control, in LOHN, J., STOICA, A., and KEYMEULEN, D., editors, *The Second NASA/DoD workshop on Evolvable Hardware*, pp. 263–270, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.