Список литературы

[1] J. R. Koza, J. Yu, M. A. Keane, and W. Mydlowec, Use of Conditional Developmental Operators and Free Variables in Automatically Synthesizing Generalized Circuits using Genetic Programming, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 5–16, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[2] D. Levi, HereBoy: A Fast Evolutionary Algorithm, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 17–24, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[3] H. Seok, K. Lee, B. Zhang, D. Lee, and K. Sim, Genetic Programming of Process Decomposition Strategies for Evolvable Hardware, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 25–34, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[4] J. Pollack and H. Lipson, The GOLEM Project: Evolving Hardware Bodies and Brains, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 37–42, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[5] F. H. Bennett III and E. Rieffel, Design of Decentralized Controllers for Self-Reconfigurable Modular Robots using Genetic Programming, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 43–52, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[6] V. Vassilev and J. Miller, Scalability Problems of Digital Circuit Evolution: Evolvability and Efficient Designs, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 55–64, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[7] T. Kalganova, Bidirectional Incremental Evolution in Extrinsic Evolvable Hardware, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 65–74, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[8] K. Imamura, J. Foster, and A. Krings, Bidirectional Incremental Evolution in Extrinsic Evolvable Hardware, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 75–80, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[9] J. Masner, J. Cavalieri, J. Frenzel, and J. Foster, Size versus Robustness in Evolved Sorting Networks: Is Bigger Better?, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 81–87, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[10] R. Zebulum, H. Sinohara, M. Vellasco, C. Santini, M. Pacheco, and M. Szwarcman, A Reconfigurable Platform for the Automatic Synthesis of Analog Circuits, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 91–98, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[11] A. Stoica, D. Keymeulen, R. Zebulum, A. Thakoor, T. Daud, G. Klimeck, Y. Jin, R. Tawel, and V. Duong, Evolution of Analog Circuits on Field Programmable Transistor Arrays, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 99–108, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[12] A. Thompson and C. Wasshuber, Evolutionary Design of Single Electron Systems, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 109–116, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[13] S. Flockton and K. Sheehan, Behavior of a Building Block for Intrinsic Evolution of Analogue Signal Shaping and Filtering Circuits, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 117–124, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[14] N. Marston, E. Takahashi, M. Murakawa, Y. Kasai, T. Adachi, K. Takasuka, and T. Higuchi, An Evolutionary Approach to GHz Digital Systems, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 125–131, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[15] M. Jonathan, R. Zebulum, M. Pacheco, and M. Vellasco, Multiobjective Optimization Techniques: A Study of the Energy Minimization Method and Its Application to the Synthesis of Ota Amplifiers, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 133–140, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[16] G. Tufte and P. Haddow, Evolving an Adaptive Digital Filter, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 143–150, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[17] C. Coello, A. Aguirre, and B. Buckles, Evolutionary Multiobjective Design of Combinational Logic Circuits, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 161–170, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[18] M. Korkin, G. Fehr, and G. Jeffery, Evolving Hardware on a Large Scale, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 173–182, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[19] C. Lee, D. Hall, M. Perkowski, and D. Jun, Self-Repairable EPLDs: Design, Self-Repair, and Evaluation Methodology, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 183–194, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[20] G. Hollingworth, S. Smith, and A. Tyrrell, Safe Intrinsic Evolution of Virtex Devices, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 195–202, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[21] D. Mange, M. Sipper, A. Stauffer, and G. Tempesti, Toward Self-Repairing and Self-Replicating Hardware: The Embryonics Approach, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 205–214, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[22] D. Bradley, C. Ortega-Sanchez, and A. Tyrrell, Embryonics + Immunotronics: A Bio-Inspired Approach to Fault Tolerance, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 205–224, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[23] H. de Garis, A. Buller, T. Dob, J. Honlet, P. Guttikonda, and D. Decesare, Building Multimodule Systems with Unlimited Evolvable Capacities from Modules with Limited Evolvable Capacities (MECs), in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 225–234, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[24] R. Levy, S. Lepri, E. Sanchez, G. Ritter, and M. Sipper, Slate of the Art: An Evolving FPGA-based Board for Handwritten-Digit Recognition, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 237–244, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[25] J. Torresen, Scalable Evolvable Hardware Applied to Road Image Recognition, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 245–252, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[26] M. Yasunaga, T. Nakamura, I. Yoshihara, and J. Kim, Kernel-based Pattern Recognition Hardware: Its Design Methodology using Evolved Truth Tables, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 253–262, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[27] M. Milano and P. Koumoutsakos, A Clustering Genetic Algorithm for Actuator Optimization in Flow Control, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica, and D. Keymeulen, pp. 263–270, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.