# Список литературы


[1] J. R. Koza, J. Yu, M. A. Keane and W. Mydlowec, Use of conditional developmental operators and free variables in automatically synthesizing generalized circuits using genetic programming, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 5–16, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[2] D. Levi, Hereboy: A fast evolutionary algorithm, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 17–24, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[3] H. Seok, K. Lee, B. Zhang, D. Lee and K. Sim, Genetic programming of process decomposition strategies for evolvable hardware, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 25–34, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[4] J. Pollack and H. Lipson, The golem project: Evolving hardware bodies and brains, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 37–42, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[5] F. H. Bennett III and E. Rieffel, Design of decentralized controllers for self-reconfigurable modular robots using genetic programming, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 43–52, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[6] V. Vassilev and J. Miller, Scalability problems of digital circuit evolution: Evolvability and efficient designs, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 55–64, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[7] T. Kalganova, Bidirectional incremental evolution in extrinsic evolvable hardware, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 65–74, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[8] K. Imamura, J. Foster and A. Krings, Bidirectional incremental evolution in extrinsic evolvable hardware, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 75–80, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[9] J. Masner, J. Cavalieri, J. Frenzel and J. Foster, Size versus robustness in evolved sorting networks: Is bigger better?, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 81–87, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[10] R. Zebulum *et al.*, A reconfigurable platform for the automatic synthesis of analog circuits, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 91–98, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[11] A. Stoica *et al.*, Evolution of analog circuits on field programmable transistor arrays, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 99–108, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[12] A. Thompson and C. Wasshuber, Evolutionary design of single electron systems, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 109–116, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[13] S. Flockton and K. Sheehan, Behavior of a building block for intrinsic evolution of analogue signal shaping and filtering circuits, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 117–124, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[14] N. Marston *et al.*, An evolutionary approach to ghz digital systems, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 125–131, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[15] M. Jonathan, R. Zebulum, M. Pacheco and M. Vellasco, Multiobjective optimization techniques: A study of the energy minimization method and its application to the synthesis of ota amplifiers, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 133–140, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[16] G. Tufte and P. Haddow, Evolving an adaptive digital filter, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 143–150, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[17] C. Coello, A. Aguirre and B. Buckles, Evolutionary multiobjective design of combinational logic circuits, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 161–170, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[18] M. Korkin, G. Fehr and G. Jeffery, Evolving hardware on a large scale, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 173–182, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[19] C. Lee, D. Hall, M. Perkowski and D. Jun, Self-repairable eplds: Design, self-repair, and evaluation methodology, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 183–194, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[20] G. Hollingworth, S. Smith and A. Tyrrell, Safe intrinsic evolution of virtex devices, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 195–202, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[21] D. Mange, M. Sipper, A. Stauffer and G. Tempesti, Toward self-repairing and self-replicating hardware: The embryonics approach, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 205–214, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[22] D. Bradley, C. Ortega-Sanchez and A. Tyrrell, Embryonics + immunotronics: A bio-inspired approach to fault tolerance, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 205–224, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[23] H. de Garis *et al.*, Building multimodule systems with unlimited evolvable capacities from modules with limited evolvable capacities (mecs), in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 225–234, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[24] R. Levy, S. Lepri, E. Sanchez, G. Ritter and M. Sipper, Slate of the art: An evolving fpga-based board for handwritten-digit recognition, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 237–244, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[25] J. Torresen, Scalable evolvable hardware applied to road image recognition, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 245–252, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[26] M. Yasunaga, T. Nakamura, I. Yoshihara and J. Kim, Kernel-based pattern recognition hardware: Its design methodology using evolved truth tables, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 253–262, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.

[27] M. Milano and P. Koumoutsakos, A clustering genetic algorithm for actuator optimization in flow control, in *The Second NASA/DoD workshop on Evolvable Hardware*, edited by J. Lohn, A. Stoica and D. Keymeulen, pp. 263–270, Palo Alto, California, 2000, Jet Propulsion Laboratory, California Institute of Technology, IEEE Computer Society.