
STAGE 2 REPORT On chip PLL


For clock generation



PFD

Detects the difference in phase and frequency difference between the external clock and generated clock.


When there is negligible phase difference and the frequency is identical, the PLL is in the locked state.




Fin < Fref



Fin > Fref




Fin = Fref




Divide By 2 and 16


- -> DFF divides the frequency by 2 or multiplies the time period by 2.
- -> The output of the VCO is divided by 2 for 4 times.
- -> Resulting in a constant×8 multiplication of the PLL clock output.



Div2




Div16




VCO

- -> Generates an output frequency proportional to the input voltage.
- -> In PLL this is the error voltage generated by the PD.
- -> Ring oscillator

100 Mhz - VCO at 1.2V




16KHz - VCO at 0.2V




Loop Filter & Charge Pump


- -> Charge pump generates voltage greater than VDD (less than GND).
- -> Loop filter integrates the charge supplied by the charge pump.
- -> Loop filter helps in achieving phase lock.




Vpump for same input




50% duty cycle and phase match



Input not divided by 2




Input divided by 2




Leaky Bucket Theory

-> Loop filter prevents voltage jumps on the input of the VCO and thus frequency jumps in the PLL output.


-> Acts like a "Leaky Bucket".




I-V characteristics of PMOS transistor



With loop filter



Without loop filter



- -> VCO mode is not working as desired.
- -> Biasing not used in VCO.
- -> Loop filter can be improved/replaced.
- -> Transistor count can be reduced with better modules but may affect performance. (285 Transistors and ~76% area utilisation)