

## On-chip PLL (avsdpll\_3v3) spec sheet for 180nm tech node

- Specs released under APACHE LICENSE 2.0
- Please contact Kunal at <u>kunalpghosh@gmail.com</u> in case of any doubts


## **Application Note for On-chip PLL(avsdpll\_1v8)**



## **Application Note for On-chip PLL(avsdpll\_1v8)**




# avsdpll\_1v8 preferred dimensions, pin locations and metal layers




■ Signal pins – 0.34um x 0.34um VDDA, VDDD, VSSA, VSSD pins 3um x 0.34um

#### avsdpll\_1v8 operating modes



#### avsdpll\_1v8 operating modes



Signal pins
VDDA, VDDD,
VSSA, VSSD pins

## avsdpll\_1v8 plots and values needed

- 1) Jitter(RMS) at input  $F_{REFCLK}$  of 10MHz in PLL mode (expected = 30ps) Post tape-out
- 2) F<sub>CLK</sub> vs VCO at T=-40C, +27C, +150C with VDD = 1.8v and recommended trimming bit code B[3:0]
- 3)  $F_{CLK}$  vs VCO at T=+27C, VDD = 1.8v and B[3:0] = 4'b0000 to 4'b1111
- 4) F<sub>CLK</sub> vs VDD at T=-40C, +27C, +150C with VCO = 0.2v and recommended trimming bit code B[3:0]

### avsdpll\_1v8 plots and values needed

- 5)  $F_{CLK}$  vs T (-40C to 160C) at VDD = 1.6v, 1.8v, 1.98v with VCO = 0.2v and recommended trimming bit code B[3:0]
- 6) IDDA vs VCO at T=+27C, VDD = 1.8v and B[3:0] = 4'b0000 to 4'b1111 (VCO mode)
- 7) IDDD vs VCO at T=+27C, VDD = 1.8v and B[3:0] = 4'b0000 to 4'b1111 (VCO mode)
- 8) Duty cycle vs VDDR[1.6V to 2V] at  $F_{CLKREF}$  = 10MHz and recommended trimming bit code B[3:0] (PLL mode)