

# HV Tolerant Level Shifter using 28nm CMOS

Arun Narayana Viswanathuni

G Pulla Reddy Engineering College, Kurnool

19 February 2022

**Abstract**— In this paper, high-voltage (HV)-tolerant level shifter with combinational functionality is proposed based on conventional level shifters. This level shifter is tolerant to supply voltages higher than the process limit for individual CMOS transistors. The proposed HV level shifter is particularly useful when it is mandatory to constrain the output using a logic function during out of the normal mode periods (power-up, power-down, reset, etc.). This proposed level shifter is based on 28nm CMOS logic process.

**Keywords**— CMOS Integrated circuits; Level Shifters; High performance; Avoids static current.

## I. REFERENCE CIRCUIT DETAILS

The HV-tolerant level shifter with the topology shown in Fig. 1. This circuit shifts both voltage levels of  $X_n$ , from ground and  $V_{DDL}$  to  $V_{bias} = V_{SS}$  and  $V_{DDH}$ , respectively. This is an HV-tolerant level shifter, because the input circuit ( $Mn1$  to  $Mn4$  and  $Mp1$  to  $Mp4$ ) is powered between  $V_{DDH}$  and ground, whose difference is higher than  $V_{max}$ .  $Mn3$  and  $Mn4$  act as voltage limiters when  $Mn2$  or  $Mn1$  are off, limiting voltages  $V_A, V_{AN} < V_{bias} - V_{tn}$ . Similarly,  $Mp3$  and  $Mp4$  limit the voltages at  $X_2$  and  $X_{2n}$  to values higher than  $V_{bias} + |V_{tp}|$ , thus protecting  $Mp1$  and  $Mp2$  from overvoltage. This inverter is powered between  $V_{DDH}$  and  $V_{bias}$ , and its state is controlled by the intermediate output  $X_2$  signal, with voltage levels  $V_{DDH}$  and  $V_{bias} + |V_{tp}|$ . As a consequence, the inverter's input nMOS transistor  $V_{GS}$  equals  $|V_{tp}|$  when  $X_2$  equals  $V_{bias} + |V_{tp}|$ . This  $V_{GS}$  value does not guarantee that the nMOS transistor is off. To overcome this drawback, two solutions can be used: 1) modify the HV-Tolerant level-shifter circuit or 2) connect a conventional level shifter at the  $X_2$  intermediate output as shown in Fig 1.

The first solution requires an additional bias voltage source in the circuit valuing  $V_{SS} - |V_{tp}|$ . This new bias voltage source replaces the  $V_{bias} = V_{SS}$  only in the level shifter shown in Fig 1. The level shifter presented in the second solution, shifts the  $X_2$  lower signal level from  $V_{SS} + |V_{tp}|$  to  $V_{SS}$ . The added level shifter is shown in Fig 1 This solution is implemented because it avoids static current without requiring additional bias voltages.

The HV compatibility of the level shifter shown in Fig. 1 can be extended to higher voltage values by connecting  $Mn3 - Mn4 - Mp3 - Mp4$  in a totem pole configuration biased with appropriate voltage values.

An HV-tolerant level shifter that shifts both digital levels from  $V_{DDH}$  and  $V_{bias} = V_{SS}$  to  $V_{bias} = V_{DD}$  and ground, respectively, can easily be derived from the one shown in Fig.1 using a complementary circuit topology. Such complementary level shifter can be useful when designing the shoot-through control circuit presented in some integrated dc-dc converters

## II. REFERENCE CIRCUIT DESIGN




Fig. 1. Reference Circuit Diagram

## III. REFERENCE CIRCUIT WAVEFORMS




Fig. 2. Reference Waveform

## REFERENCES

- [1] Marcelino B. dos Santos, Member, IEEE "Level Shifters and DCVSL for a Low-Voltage CMOS 4.2-V Buck Converter"- 2008
- [2] Yang Yintang "A high performance 90 nm CMOS SAR ADC with hybrid architecture."- 2010